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ABSTRACT
Positron Emission Tomography (PET) has been a very useful laboratory tool for the noninvasive
study of dynamic physiological processes within the human body_ Its clinical worth in cardiology,
neurology, and oncology has been verified for well over a decade. Only with the most recent
mtroduction of high performance analog and VLSI digital components yielding hIgher scarmeI
resolutions at reduced costs, has clinical PET truly become a reality. The High Performance
Detector EleclJ"onics System presented here represents indubitably the most advanced processing
system available in the chrdcai PET market.
III
PREFACE
The continuing evolution of electronic component functionality and packaging d;:;nsj ty tends
to make electronics-related products obsolete at a relatively quick pace. This accelerated
obsolescence should not be viewed negatively, as each new generation L1.at is produced by th.is
process represents a refinement in functionality and perfonnance. If an organization dOcB not take
advantage of the progress being made in the technology, then the compelitiv"eness of rrwir
product(s) wili begin to decline, This mechanism of change has driven the ekcrfoni.cs indus[ly
since its inception, and is driving the PET industry today.
The ability to produce the detector electronics system described in this document was
made possible through the introduction of new high density, high perfonnance :malog and. digiu:!
electronic components. Nc\v electronic components that will appear wiLhin the next few monLhs
or years will l~'nd to ClI)Solete this design, forcing yet another iteration.
In an effon to represent and support the philosophy of this new design, the complete
bucket electronics sY3teJTl will be represented in its entirety. Although the ~mthor did no~ directly
design the Analog Processor or [he firmware for this system, an in-deplll discussion (,1' both of
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Positron Emission Tomography (PET)
Positron Emission Tomography (PET) has gained significant popularity in ilucle:lf medicine
due LO the ability to noninvasively study physiological processes within l11(~ llnm<Ui b0dy [l].
By employing compounds such as lie labeled glucose, 18F labeled glucose, l1N lauded arOlDC!lia
and 150 labeled water, PET car. be used to study such physiological phenornen;~ as blood no".\',
tlssue viability, and in vivo brain neuron activity, to name a few. These n~utron defic;en~
compounds interact ",Vill"! free electrons in the body area of int.erest resu.lting in th:~ annihilation.
of the positron [2]. The resuHing an...l1ihJlation yields the errDssioIl of a pair of photons (ga;nm~:
rays) approximate.ly 18(f apart. A compound having the desired physiological aITect is
administered to me patient and the radiation resulting from annihilation is detected by it PET
camera. After acquiring these aImihilation tlevent pairs" for a period of time, the isotope
distribution in a cross sc-;ction of the body can be reconstructed.
PET data acquisition occurs by detection of both photons emined from the amlillilation
of the pos~tron in a coincidellce scheme. Due to the approxunate 1800 angle of dep3.[!Ure from
the amlihilation site, the location of the two detectors registering the lievent" lie on a line passmg
through the locatior. of the armihilatjon. By histogramming these lines of response, a "sinogram l'
is produced tlUlt rn{~y be used by a process called backprojection to produce a two dimensional
image of the activity concentration within the field of view (FOV).
In order LO detect !llCse lines of activity) a coincidence detection scheme is employed.
A valid event lin~: is registerea if both photons are detected within a "coincidence window" of
1
time. Coincidence detection methods ensure that an event line is his~ogramn~ed oniy if both
photons originate from the same positron annihilation. 1his coincidence meaSUfe;meIH ~riteria
places stringent requirements on the detector timing resolution.
A Brief History of PET
Dia6TIlostic nuclear medicine began more [han fony years ago with the li.'-;0 of ~3dlOi()djn'::
for the diagllosis and investigation of thyroid diseas~. By administrrttion of this compound, and
then moni wring of its concentration, the kinetics of thyroid l()djne uptake can be d(~nverl.
Monitoring of two dImensional isotope conc~ntration, such as radioiodine, \o\'a~; j irsi.
petfonned by the scintillation counter proposed by Cassen [3]. The counter iDvoive.ci g
photographic: plate, moved rectilinearly, that represented count density by photographic intensity.
Its limits were due to extremely long acquisition time
The gamma camera (Figure 1.1), introduced by Anger in 1957 [4J, became LtL' first
practical detection system in nuclear medicine. Photon detection is performed by a large sodium
iodide crystal, with the scintillation location being determined by a large array of photomu itipiiel'
tubes placed along both dimensions of the crystal. A large lead collimator, placed in front of the
crystal, serves to collimate the photons, thus allowing imaging of photon concenu'Hi'.:m~.
Shortcorrungs of gamma cameras include the losses due to the large collimators. Sensitivities of
gamma cameras are such that relatively large patient doses are required to overcome the collimator
losses.
Radioiodine, for imaging of the thyroid, is a unique isotope in that the thyroid has an
affmity for iodme and thus will readily uptake the substance. Availability of "radiolabeled ll





Figure 1.1. A typical gamma camera detector arrangement.
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Researcher's interest in positron-emitting isotopes arose from the fact lhac three of the
most basic element& in the human body (carbon, nitrogen, and oxygen) occur as posit! un e.milters.
These elements are involved in many of the physiological processes within Lhe body. By
replacing these non-radioactive e-Iemenrs with their chemically parallel posirroJ)-~IDilting form, the
positron camera can be used to monitor, non-invasively, metabolic pa'i.h'A"~Ys vvithollt alledng rlle.
physiology. These positron-emitting equivalents behave within the body in the same lliimner as
their unlabelled counterparts.
Wrenn [5J was one of the first to investigate positron-ernitting lfiu;gmg ag~nts in the
early nineteen fifties. Bro~mell [6] performed some of tlle first work ~.'ith positron :~nhillation
coincidence detection in the early fifties. This early \vark, using a mulri-r]f,;(c-;c;or .c;y'·aerE, broughl.
"fumristic concepts into nuclear medicine 'l [7J.
The first transverse section PET camc:a development is credited to Ranko'vl!2 [8J, 1JI
1962. Developed at Brooldlaven National Laboratory, tllis SCaIillCr consistelj or .1 siI1gk ring of
32 sodium iodide crystals. The design allowed each crystal to be in coincidence WilJ1 a number
of opposing crystals on the opposite side of the ring. Data was collected by a 2·-dimellsional
pulse height analyzer, as computers were not available for use in reconstruction, S~~l1sltivity g::~in.~
due to the scanner's electronic collimation (and thus lack of lossy lead collimator) \\,(::{c: lost by
the poor stopping ability of the low density sodium iodide detectors. A.!.lother attempt at
tomographic imaging from projection data was reponed by KuhJ [9J in 1963.
Through the nineteen seventies, many single-ring PET' ca.l11era designs were attempted
One of the first successful multi-slice (axial) PET cameras "W'as developed in 1975 11 OJ, This
scanner consisted of 48 detectors in six banks. An elaborate method of rotating [he array of
detectors involved stepping the array in 20 three-degree steps, thus filling in the; sampling gaps
between detectors. The detectors were made of a long cylinder of sodium iodide with one
photomultiplier tube mounted at each end of the cylinder. These cylindrical detec:tors wert,
4
arTanged with their length axis in parallel \'/ith the patient opeILtng axis. AXIal positioning was
performed by the ratio of light seen by the two photiJmultiplier mbes. This raLlo space was
equally divided imo four axial planes. By accepting adjacent ring coincidences, three crosspla..Tles
of data were also created, producing it total of seven planes of data.
A Modern PET Scanner
Today, PET scanners consist of detector rings (Figure 1.2) made up l't two to 16 axial
detector pairs that can, by using adjacent crossplanes, present up to 31 (l.'i.iaJ planes (slices) of tile
body at one time [11]. These detector arrangements are accompanied by acquisition systems
that use large array processors to perform the complex reconstruction iask~. ~1ulti·user, multi-
tasking mini-computers are used to perform study archiving and displaying functions.
A modern scanner (Flgure 1.3) consists of the acquisition rack and mIni-computer located
within an environmentally controlled room. This room has an elecD"onics (halon) type fire
protection system and is constructed to contain the noise of the equipment. The operdLor console
is located in another room adjoining the room containing the gantry. A wiDdow to allow patient
viewing separates these two rooms. The gantry is located in a room similar to a typical hospiu~l
examination room, with a large entrance door to allow easy passage of patient beds imo Ule room
Another door separates the gantry room from the room containing the operator's console.
Scope of Thesis
The author began the development of the new bucket, with the intention of completing
the entire analog, digital, and finnware design. As scheduling pressures mounted, it became
























Figure 1.3. A modern PET scanner installation layout.
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leadership of rile Buthor, two other development engineers were enlisted to develop the firmware
and the analog processmg electronics. The author completed the development of the digital
processing and microcomputer circuitry of the bucket.
The purpose of this thesis is to present the philosophy and design considerations of a
state-of-the··an detector eiectronics system for a modem PET system. Although the author
participated in all facets of this design, the Analog Processor electronics and the firmware
development were executed by other members of the development team. A thorough discussion
of these components is included in this thesis for completeness.
Chapter II covers the evolution of PET electronics leading up to the need for the
electronics system discussed withm this tllesis. This is followed by a chapter covering the
architecture of the new electronics system including hardware and data flow diagrams. Chapter
IV offers a thorough discussion of each of the elements of the bucket electronics. Finally,
Chapter V summarizes the completed product and discusses the direction that future detector
electronics systems may progress.
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CHAPTER II
THE EVOLUTION OF PET DETECTOR ELECrrRONICS
The desire for higher camera sensitivity and smaller image resolution has demanded
detectors with both higher efficiencies and smaller crystal dimensions. Competitive mmket
pressures have compelled reductions in PET scarmer costs. These conflic~ing demands have
resulted in the development of the multi-element detector "block" concept r12J and tile
electronics required to support it.
The Need for the Multi~Elernenr. Detector
A detector material's efficiency is determined by its ability to stop the hlgh energy
particles impinging upon it. Particles that do not get stopped by the detector scintillator pass
through the detector undetected. Due to u1e high energy (511 keV) of t.he g?JJl\na rays resulting
from the positron annihilation, a very dense scintillator material is required to :)1Op (Lese particles
efficiently. Bismuth Oermanate (BOO), with its high z number, has become the most wide-Iy used
PET detector scintillator material [13].
Scanners produced in the early nineteen seventies were made up of rings of discrete
scintillators mounted individually on photomultiplier tubes. The desire to reduce detector size,
mus increasing the quantity of detectors, presented a major monetary problem due to the cost of
me great numbers of photomultiplier tubes required. Another constraint arose from the fact that
me physical size of an acceptable photomultiplier tube was larger than the desired crystal cross
section. These limitations of single-photomultiplier-tube-single-scintillator-elerncnt detectors led to
the concept of the modem multi-element detector block.
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Operation of the Multi-Element Detect.or
The multi-element detector block (Figure 2.1) is made up of one large square scintillator
crystal and four photomultIplier tubes mounted on the rear. The crystal is grooved to separate
the actual discrete detectors, with the different groove depths producing ~l light guide effect within
the crystal.
The processing electronics used to discriminate the discrete crystals within the block uses
a ratioing scheme where the ratio of light seen by two adjacent photomultiplier tubes to the total
light seen by all four tubes determines ule appropriate deteclDr row (or co!urnn) in which Lhe
particle impinged. By performing these ratio opentions tIl both the X (iTaIlsaxial) a..l1d Y (axial)
directions (Figure 2.2) across the block, specific crY~lal element identification may be performed.
The mathematical representation for the transaxiaJ and axial position ratios are given by:
TRANSAXIAL POSITION RATIO=__ TUBEO-rTUBE2 (1)
TUBEO+TUBE1+TUBE2+TUBE3
AXIAL POSITIO.N RATIO = TUBEO+TUBEl _ (2)
TUBED +TUBEI +TUBE2 +TUBE]
Due to the fipjte number of light photons produced by an mteraclion of a 511 keY
gamma ray within a detector element, positioning accuracy is statistically governed. Assuming
that N photons are produced in the interaction and on ~werage NAc photons are converted by tubes
A and C, then NBD photons are converted by tubes B and D. T'he probability of photons being
detected in tubes A and C is given by p, while the probability of photons being detected in tubes
Band D is given by q. The probability distribution of the number of photons converted by tubes

































where cr-v.'Ypq (rVariance of Distribution)
(3)
The same distribution holds for positioning in the Y axis (axial). Figure 2.3 sho',vs the preJllLl bitiiy
distribution on the X axis with eight crystal rows. Each peak represents the probability
distribution of locating the specific crystal row (or column) within the detector block. 'Tb:
horizontal axis represents the ratio value from the X (transaxial) axis equation, while the vertical
axis represents the probability density. The area of overlap between two adjacent peaks represcnu.i
areas where statistical uncertainty exists in correctly identifying the proper row.
In order to identify the specific crystal within which the interaction took piace,
discriminator values must be placed around each of the peaks, both in the X axis and the Y axis
(Figures 2.4 and 2.5). A simplistic one-dimensional example of this is shown in Figure 2.4, Each
discriminator represents a window, or bin, in which an event with a position ratio fallmg above
the lower discriminator setting and below the upper discriminator setting is "binned" inle· that row.
A method shown in Figure 2.4 represents the most efficient binning of events. All events are












Figure 2.3. One dimensional probability distribution of an 8-crystal row.
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Figure 2.5. Probability distribution illustrating binning with areas of rejection..
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two adjacent peaks exists. Another method of binning events (Figure 2.5) is to reject events ti1ar
fall within the regions of overlap. LY} doing so, mispositioning error is reduced at the cost of the
ioss of counts. The ratio of areas under the overlapping regions and between the discriminators
over the total area under the eight curves represents the losses due to this positioning scheme.
An Early lYlulti-Element Detector Electronics System
The first multi-element detector block represented a 32 element devlcc sHangcd in an
eight (transaxial) by fOUf (axial) arrangement. This detector represented a fOL1[··fold increase in
detector elements to photomultiplier tubes over the multi-plane detectof described by Ter-P:Jgcs.sian
[11]. This detector represented a monumental achievement 1I1 delectQr-w-photoIIlultipJicI l1Jbe
performance.
The first electronics system performed the positioning by YixeJ-posil:O!i discri:ninatc'l
thresholds as shown in Figure 2.6. This discrimii'1.ator system had fixed kvd~ that ~.:parated
adjacent peaks. Each threshold was set by the ratios of the r~si.SI.()rs VV[Uil;: ~hc o\vider ::;uings.
No "rejection area" (Figure 2.5) was possible with this scheme h~ every 10t.::1 lion aior\2- [(IC' rat.iu
axis was binned.
Performance of the first systems incofPOrating the multi-element bk.d: d(~teciOIS V/3S
compromised by two issues: 1) the "bins" were fixed; and 2) the actual lCXi"llioI! uf Lot position
peaks relied significantly on processing parameters during tile physical manufacturing of the block.
The major effects of these variations in the processing parameters WC! e ~he resulting clHmges in
the spatial location of the peaks in the X and Y axes.
Elaborate schemes were devised to normalize the position spectra peaks in an effort to
place these peaks within the fixed bins of the electronic system. Each of the four photomultiplier

















F'igure 2.6. Di(igr,un of an etu!y posiLion decoder elee.tr::mjc~,
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tv ~lbvv adjustment of the tube's gain. By varying this resistance and thus varying the voltage
bel'-vcen two adjacent dynodes) the, gain of the tube can be set over an approximately five-to-one
range. Adjustment of these four potentiometers on the block permits normalization of the block
gain a.i1d optimization of the position spectra.
Although the gain potentiometers on each of the four photomultiplier tubes allows
adjustrnem of the position spectra, they do not provide a means to overcome nonlinear position
location of the position peaks L~at arc due to processing irregularities. ViITiabili ty of BGO crystal
darity, reflector reflection codficient, and quality of photomultiplier tube-ta-crystal bonding all
affect spatial position linearity. With lhe first detector electrOiucs system, mispositioning was t.he
result of this nonlinear \;ariabllity between detcc;tou:.
Auto-Setup Multiplexed Electronics System
As GOIi.1petiiive market pressure mounted, the need for higher detector-LO-photornuitiplier
tube raLios \vas requ.ired. In re,sponse to this, a 64-element detector block was proposed (Figure
2.7). This required equivalent axial positioning per.forman..:;e as in the t.ransaxial positioning
accuracy of the older 32 element detectors. The desire to produce this 64-clemenl detector
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Acquisition System Operation Summary
The fundamental data block [hat contains the information requi.red ro reconS!Iuct images
in PET is called a Sinogram. This block of data contains the number of ccunts that each of the
possible ccincidence lines-of-response (LOR) have obtained d'Jring the acquisition. These lilles--Jf-
response represent a projection depicting a line integral of activity at a given an.gk and posiljr)ll.
Each LOR has a unique address i~ sinognu:1 memory. 'Nhen a coincidence line (-of-response)
is detected, the specific location representing that unique line is incremented by one. The numh:~r
of counts that each LOR memory location contains represents the relative arnount of activiry (it'.
isotope) along that line. Irl1age reconst..ruction takes this sinograrn of one-dimenslOnal projections
and uses the number of coums associated wilh each LOR to reconstruct ~ two dimen~:iorJc1.j image
0:' activity density.
A simplified diJ.grmn of Lile system data flow in construction of the sinobrram is sho\,{n
in Figure. 3.1. The detector electronics system (bucket) is capable of supplying an event word
to the coincidence processor every 256 ns. This 256 ns sample interval represents the
fundamental data-packet period in which data moves throughout the system in a pipeline fashion.
One 16-blt word from the bucket contains the time when the garrmla ray intera(:ted with
the detector and the crystal location of interaction. Six bits are used to represent the subdivision
of the 256 ns sample interval into 64 equally spaced bins of 4 ns resolution. The position
information in the bucket data word represents the axial (3 bits) and transaxial (5 bits) JocaLion





























Figure 3.1. Diagram of PET Scanner, highlighting system data flow during
acquisition of a sinogram.
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Figure 3.2. Bucket COIltroller time and position shift registers and associated
data.
whether the bucket processed a valid event within the 256 ns interval (tnT bit) aad '.vlwther the
event that was processed fell within the scatter energy window (scatter bit).
In each 256 ns interval, the Coincidence Processor samples the HIT bit from all of th~
bucket data words and upon locating bucket data words with HIT bit set, examin:~s 111e lime o.Ild
position information of each valid data word for time values tha; o~xuned at the saJ-rl;~ tirfl[~
(within the coincidence window described below) during the 256 liS inler"al The:;:; co;nc:~den':.:e
comparisons take place only on detector pairs ltlat can actually have ~t LOR through G~t. fieid of
view (FOY) of the gantry. Upon locating two bucket data words that appear 11) b-~~ m C(}irlC~iden(.::e
from their time bits, the Coincidence Processor passes this coincidence locaten (posd.i~-!n a..:c
angle) to the Real Time Sorter (RTS) where this LOR is llistogramnlecl.The C'omc~der.ce
Processor immediately begins sampling the next 256 ns intelv~l for anothe.; c.oincidence Inatc}J.
If more than one coincidence is located during a 256 ns interval the Co;:~(:i\jen(;e Proce:~sor wili
randomly select one of these multiple events to pass to the RTS, discardiEg :'he orlv.'rts).
Randomization of this selection process is required to prevent biasing of the a:::cepied dala ,.LtriIlZ~
high rates where these multiple: events occur frequently.
Due to the statistical nature of the detector system uInmg, the (\)incidcnce Prcll.:(:;:';S(!(
acmally has a time "coincidence window" of acceptance. This coincidence window is Hn In:erva]
of several 4 ns bin widths in which two detectors are considered in ccincidcn;x;, Tirning
resolution, the measure of timing accuracy with which a system can resolve Lhe tiIne at 'Nhish an
event occurs, of the detector/electronics system is critical in ITlaintaining a narrow c:ojr;cidcDce
window. If the detector/electronics system does not have good liming resolution. a ';,ride
coincidence window is required to prevent significant loss in scanner sensitivity. If the v/:ncJo\v
width is increased in order to recover this loss, the acceptance of accidem al (randoms)
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coincidences due to detectlOll of simultaneous annihilation at two or more different sites will
occur. The acceptance rate of these random events is given by:
where 1: .."Coincidence H-!indow(s~c)
(4)
From this equation, it 1S apparent that the randoms rate increases with tIlC squdr~ of the true
coincidence rate. Random coincidences that enter the sinogr:u:n as true events .reS~jll in degrad~lion
of the image signal-te-noise (SIN) ratio,
Bucket Data Flow and Block Diagrams
Figure 3.3 shows the data now through rhe bucket When an event is dtlCCi::d b.\-' the
Constant Fraction Discriminator (CFD) [14J, after a weE defined delay, the aiJalog pro..:cssor
integrates the fast amplified PMT signals. .AJter approximately 680 11S, the integrmor outpUt is
summed and divided by the analog-to-digital conveners (ADes) to produce the desired posilion
ratios. The digital representation of this information is then routed ieta the digHal processing
electronics where it is used in the determination of the crystal in which interaction took place.
The digitized energy signal from the analog processor is used alorlg '.vith the determined posilion
value to perform discrete crystal energy discrimination. This qualified position information is tllen
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Figure 3.3. Illustration of bucket data flow.
\Vhen the Constam Fraction Discriminator observes an event, it prociuce.s a fast, very
accurate tirning pulse tllat is passed to the Time Digitizer. There the rising (';dge of this pulse
is timed with relation to the end of the present 256 ns interval. This digital value is routed to
the outpm tir.;.e shifr. register where it is also serialized for transferal to 11c Coinciden\:!:, Processor.
Th(;:~e. shin registers pac;;;; their respective eight bits of data in 256 ns (32 n\;/bi n.
Figure 3.4 sll-~J\\": Ul(;' blcck diagram of one of the Analog Procc:-;sC>l sl->:.:~ions. Fellr of
Lh~.<.;e section,,; (Cl11e S(:Cf!OP per block) make up the front end analog signal proC(~'}SLllg elernent of
ihe bucket. Sach Analog Processor section represents one pri:r.rtd circuit l>UlliG
Figure 3.5 displ::.ys the block diagram of the Position/Energy processOJ" c[ the ;:l:ckel. AS
Wltl! L.~e Analog Prcc~ssor, there is one Poslliol1JEnergy' processor section for eacJJ block i\ll fom
Posiuon/Energy proces[)cr sections are located on one pnrw~d circ:Jit board.
Figure 3.6 displays (11C block diagrClID of the Buckel.. Comroller. Thi'; >egmcIl1. c()11utins
[lie common circuitry (lwt arbitrates information from L~e four Positior:/Energ,y s,::.:iions, t!1(' lirne
and position shift registers, and the microcomputer circuitry that acimin:strates all')~' the LmctiOI1S
of the !)ucket. Also included with this circuitry arc aU of the ',,'o:ml1unication~; drlvers and
receivers and the system master clock recovery c:rcuitry. Tilis circuil]'Y is lo'::ated on OLe printed
circuit bom'd.
System Diagnostics
WiU1 the extreme complexity of the bucket de3igIl. having multiple data p~!ths and busses,
some means of dla~J1o~;i:1g problems was required. Bucket Clrcuiu'y volume constraints \~,'ele the
biggest limitation to the amount of hardware features for aiding self diagnosis. Analog Processor
system diagnostics were not possible due to physical SIze limitations of the Analog Processor
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NOTES: UNLESS OTHERIiISE SPECIFIED
1. ALL RESISTOR VALUES f.RE lH CH1S
2. ill RESISTORS ARE flail 5I C.f.
3. AU C/lP"'ClTOR Y.AJ..UES "'RE Jt, MICROFARADS
'\ . THE -.' NOT ATlOKI NO I eA ITS 2! TOLERANCE



































Figure 3.4. Block diagram of Analog Processor section.
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Figure 3.5. Block diagram of Position/Energy Processor section.
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Figure 3.6. Block diagram of Bucket Controller.
in which it could be converted by the ADCs and read by the microCOlnputer has left a hole in
an otherwise comprehensive bucket self-test. Future enhancements to the ,Analog Processor section
which will increase the density of the electronics (i.e. analog ASICs to rerlace many of the
discrete op amps) will allow this loop to be closed.
The Position/Energy processor architecture permitted testing of ffl3..<ly of the <liscrete
devices as well as many of the different data path busses within its segment. \Vi ill each
Position/Energy processor section having a direct connection to the microcompuLtr bus, ':xlCfisive
self testing of these sections is very methodical. The different diagnostics that can be pc.T{ormed
on the Position/Energy processor sections and a b:ief description of their actions can be fnund in
Table 3.1.
The Bucket Controller, containing the microcomputer and its associated pe:-jpherals,
performs many diagnostics to check the performance of these different components. Diagnostics
are included that check the integrity of the static RAM, EEPROM (code and data areas), E?RO~.1,
Timer/Counter, and other devices within this section. Table 3.2 lists the diagnostic conunands 1haL
operate on the Bucket Controller. A complete list of bucket commands can be found in Appendix
A.
Firmware Requirements
The hardware complexity of the bucket requires significant firmware to make al1 of tJle
pieces "play". It must perform setup operations during characterization of the attached blocks.
Communications through the low speed serial port must be performed by the firmware. The
firmware also performs real-time monitoring of the count rates from the four attached blocks and
performs execution of the diagnostic routines .
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Table 3.1. List of Position/Energy Processor Diagnostics










Analog Subsection Sequencer Test.
Test Analog Subsection Path.
Exercise Tube Gain DAC.
Exercise CFD DAC.
Analog Subsection RAM Test.
Report Analog Subsection RAM.
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Description
Start sequencer in Pas. Hist. Mode
and wait for an imerrupt. Error if
no interrupt.
Write data to time a.I1rJ position
latches of selected Position/Energy
Processor, writing a 'J' to RQST
bit. On interrupt, processor checks
validity of data.
Ramps the selected lube gain-DAC
until another <CR> is received.
Ramps the CFD-DAC until another
<CR> is received.
Writes and reads different bit
patterns to selected Position/Energy
Processor section's lookup RAWi.





Table 3.2. List of Bucket Controller Diagnostics













Report EEPROM Code CRC.
Report EEPROM Data Checksum.
Time Correction Circuit Check.





Reports failure of any Bucket
Controller or Position/Energy
Processor diagnostics.
Executes checksum calculation on
EPROM to determine EPROM data
integrity.
Executes a CRe (Cyclic
Redundancy Check) calculation on
the EEPROM code data.
Executes a checksum calculation on
the EEPROM data segment.
Writes data to Position/Energy
Processor section 0 time and
position latch and verifies that
Time Correction Circuitry is adding
properly.
\Y'rites and reads different bit
patterns to the scratch RAM.
Writes and reads different bit
patterns to the histogram RAM.
Writes and reads from the 82C54
Timer/Counter registers.
The single greatest improvement offered by the new bucket is the ability to perform
opllrnization of positiomng to the attached detector blocks. This optimization occurs through the
execution of a setup routine residing within the firmware. The setup function performed by the
bucket fimw,tare can be decomposed into two pieces. First, the fiffi1ware must normalize the four
PMT signals (via adjustment of fast preamplifier gain DACs) so as to produce a uniform position
spectrum across the block. Secondly, after tube gain nOffilalization, the firmware must perform
hislogramming of first position and then energy so as to determine the location of the position
peaks crnd energy peaks for each crystal.
Figure 3.7 represents, topographically, the position spectra of a typical block after
normalization of the PMT gains. In order to normalize the PMT gains, the firmware first loads
the lookup RAM to represent a four crystal detector, where each of these four "crystals" represents
an area under each of the four PMTs. An iterative algorithm then repeatedly performs an
normalization procedure on the four signals. This algorithm first performs an energy histogram
for each of these four "crystals" and then, after locating the energy peak of each, adjusts Ulal
preamplifier's gain accordingly. The routine then reiterates the above procedure.
After performing the PMT gain normalization. the firmware next performs a position
histogram where a three-dimensional histogram of X ADC-value versus Y ADC-value data is
constructed. After histograrnming for a period long enough to achieve data of low statistical
noise, the firmware analyzes lie data to determine the spatial locations of the detector peak.s.
Panem recognition techniques are performed on the acquired histograms to aid in proper location
of the position histogram peaks. Once ulese peaks are located, the lOOk-LIp memory of each
Position/Energy processor section is loaded to allow position identification.
After loading the lookup RAM with the position infoffi1ation, the firmware next performs
energy histogramming, where Lhe energy spectrum of each of the above idemified crystals is
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Figure 3.7. Topographic representation of a position histogram of an 8 x 8 block.
low energy discriminator values to this. This energy discriminator information is then loaded into
the lookup ram, completing the setup procedure.
The firmware must be able to communicate through the low speed serial port to allow
such functions as download of new firmware revisions, modification of acquisition parameters (i.e.
changing energy discriminator levels), execution of self tests, and polling of the activity count rate
of the four blocks attached to the bucket.
Another function of the firmware is to administrate execution of the different system
diagnostics. Most of these diagnostics are performed by placing the specific hardware to be tested
in its diagnostics mode and then writing a stimulus to the hardware and observ ing its response.
Some of the diagnostics that are not to be run at power-up include comprehensive memory tests
that can not only identify that there is a problem but reports also the stimulus and the response
so that visual observation of the report will aid in locating (i.e. which data or address line, stuck
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high, stuck low, etc.) the problem. Due to code space limitations, these diagnostics must be
downloaded to the bucket for execution. Upon completion of testing, the standard bucket
execution code is reloaded. This download process is performed through the low speed serial
port. Appendix B [15] lists the different components that are tested by this exhaustive





The described bucket is the latest entry in a continuing evolution of PET high density
dctcctor electronics. It can support any detector arrangement up to a.n 8 x E block, thereby
allDwing up to 256 dctector elements per bucket (four blocks per bucket).
Vast improvements have been made in the bucket to increase performance and reliability
Hardware improvements include improved CFD performance ancI threshold repeatability, fictjuslable
fast-preamp gain, rcduced integration time, energy discrimination on a per-crystal basis, aIlcJ pilc;up
rejection circuitry, to name a few.
Manufacturability and scrviceability have been improved by placing all circuitry aft /,
circuit boards. These boards consist of four Analog Processor boards (same bOi\rd fer-Jeated four
limes, one for each block), onc Position/Energy board, and one Bucket Conuoller board. The six
boards are sandwiched together in a planar fashion Witil shrouded c;onnCCLOrs used for
intercormection.
In tilis chapter tile different subassemblies that make up the bucket wlll be described.
Reference to the block diagrams on pages 26, 27, and 28 may be useful.
Analog Processor
The bucket Analog Processor processes signals from the four Photomultiplier Tubes
(PMTs) producing a 12-bit digital position value and a 6-bit digital energy value, all of which
are used by the Position/Energy Processor Board. It also produces a timing signal for each event
that is used by the Time Digitizer on tile Position/Energy Processor Board.
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Analog PrDcessor Concepts
The philosophy for the design of the Analog Processor was to produce a reliable,
repeatable analog front end that had a variable gain, baseline-restored, fast preamplifier followed
by both a Constant Fraction Discriminator (CFD) and a set of Summer/Integrators. The output
of the integrators produce the transaxial numerator (TUBEO + TUBE1), axial numerator (TUBEO
+ TUBE2), and energy signal (denominator) (TUBEO + TUBEl + TUBE2 + TUBE3) to be used
in the ratio positioning scheme discussed previously.
Variable Gain Preamplifier/Baseline Restore Circuitry
An event's current pulse out of the photomultiplier tube is converted to a voltage signal
by the 51 ohm resistor (i.e. R72, Figure 4.1). This value of resistance allows cC:Dvcnient
termination of a standard shielded cable. The voltage developed across the termination l\:sistance
is then applied to the variable gain input preamplifier. A' dual operatiomtl transconductance
amplifier (OTA), U4, serves as both the variable gain element and llie baseline resi.Qration
amplifier. A wideband current feedback operational amplifier, U6, is used for added gain and
buffering after the OTA variable gain preamp.
The OTA gain block is a traditional (transistor) differential pair input stage which is
followed by a pair of current mirrors connected to each collector of the differ-cntial pair. One
collector current mirror is mirrored again off of the V-rail with this output tied to the current
mirror output off of the other collector of the differential. pair. Combining these two signals
results in the current output of the amplifier which is then converted back to a voltage by the
resistor R11. The voltage to current gain (IoutNin) of the OTA is set by the current through the
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Figure 4.1. Schematic diagram of Variable Gain Preamplifier and Bas:!ine
Restoration circuitry.
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front-end differential pair transistors, which is supplied externally to the amplifier via the IGAlN
input.
One 01'A does not provide the required gain or dynamic range to achieve the reqwire(j
output signaL The output impedance of this amplifier requires buffering before (~riving t.be
summing stages. These limitations mandated the additional gain block U6. Thi~) amplifier
provides the needed dynamic range and buffers the high output impedance (ba,,(cal1~J 300 ohm~:.
Rll) of the variable gain front-end OTA.
Due to operating the photomultiplier tubes with +1500 volts on their nr1odes} capacitive
coupling from the anode to the preamplifier is required. This capacitive coupli,lg creaLc~s a high
pass filter that will have a DC charge buildup at high count rates. At high count rates, this
charge buildup appears as a DC offset at the input to the preamplifier. This offset 'Nill be
integrated by the gated integrator, adding a linear ramp (integration of the cons~ant offset) to the
integrated event signal. The detrimental effect of this is that it will cause movement of the
photopeak over varying count rates, th.us resulting in the need for dynamic of1\:et compensation,
i.e. baseline restoration.
The baseline restoration circuitry is compIised of a gated amplifier that ~:;lmple:) rhe output
during no-signal periods and feeds back a signal into the front-end OTA to zero :my outpUt offset.
During the signal processing interval, this amplifier is gated off, and the fed back offset cOffcction
signal is held by capacitor C24. Capacitors ClOD and C25 provide gooe1 high frequeEcy
attenuation which assures acceptable loop stability.
The gating of the Baseline Restore amps is performed by U24 and transistors Qll·-14.
When the CFD observes an event, the TIM_MRK signal goes active causing Qll-14 to I' turn off'
and nc longer source current. This turns off the Baseline Restore amplifiers so tluit no correclion
takes place during signal processing.
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Constant Fraction Discriminator
The Constant Fraction Discriminator (CFD) (Figure 4.2) produces a timing pulse 111al
occurs exactly a predetermined delay-time after the occurrence of a detector pulse, independent
of pulse height. The CFD consists of an anning comparator U12 (upper section of CFD
schematic), a constant fraction (CF) timing comparator tl12 (lower section of CFD schemauc), and
an arming/blocking logic circuit.
The arming comparator is basically a fast discriminator that monitors the amplified input
signal from the preamps and produces an active output for signals of a..7lplitude greater 111an tIle
discriminator threshold (CFDTHLD). This signal II arms" the flip-flop U20, preparing it for a
timing edge from the CF comparator.
Delay line DLl along with resistors R38 and R26 produce the Delay input and Friietion
input required to make the CFD zero-crossing decision. Inversion of tl1e delayed signal is
accomplished by feeding one signal (Fraction) into the "+" input whiie the other signal (Delay)
is fed into the "-" input of the CF comparator. The zero crossing of this "summed" Fraction and
inverted Delay signal is detected by the CF comparator; producing a precise clock edge to the
flip-flop. This clock edge produces the TIM_MRK signal if the signal meets tl1e level
requirements of the arming comparator. Since Lhe CF comparator is required to transition on zcro-
crossing signals, the comparator threshold is set precisely to zero by potentiometer R76.
Due to the CF comparator threshold being set to zcro, the output of u1is comparator is
seen to transition on system noise when no signal is present. This is why the arming comparator
is a vital part of a CFD system. Only when a signal of valid amplitude is observed by the
arming comparator (setting its output, and tims the D of the flip-flop, active) is tile CF comparator
transition allowed to propagate through to TIM_N1RK. This delay in both of these signals allows
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Figure 4.2. Constant Fraction Discriminator schematic diagram.
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D of the flip-flop before the clock edge generated by t1-}e CF comparator.
The logic consisting of U16 and transistor QI0 make up the reset circuitry of the CFD.
When an event occurs in normal system operation the CFD produces a TIM_MRK signal. This
signal starts a sequencer on the Position/Energy Processor that times the integration period and
steps the data through the system. CF_RESET, from the Event Sequencer, goes activ...o; at the end
of L~e integration period causing the CFD flip-flop to be reset via level-shifter Q10 and U16.
The CFD will operate without a sequencer driving CF_RESET due to the action of the
monostable multivibrator consisting of R59, C81, and U16. When an event trigge~s the CFD,
U16-3 (pin 3) falls at a tlme constant equal to R59 times C81. At the time \vhen the level on
U16-10 gets to a valid EeL-low this gate transitions, resetting U20. The delay created hy this
simple R-C circuit is designed to be longer than the sequencer start-to-reset imaval so Wat thiS
circuit:)-! has no effect in nom1al system operation.
Axial/Tr ansaxia!lEnergy Integrators
To achieve desirable statistics for accurate positioning and energy discrimination, the fast
preamplifier outputs are summed together and then integrated over the period set by the sequencer
on the Position/Energy Processor. There are three integrators that create the ENERGY,
TRANSAXIAL, and AXIAL outputs used in the positioning and energy discrimination decisions.
The AXIAL signal is achieved by integrating the summed FAST_0 and FAST_2 signals.
Likewise, the TRANSAXIAL signal is created by integrating the summed FAST_O emd FAST_l
signals. Finally, the ENERGY signal is created by integrating the FAST_0, FAST_1, FAST_2,
FAST_3 signals.
Functionally, the three integrators have identical architecture. Summing of the fast signals
takes place via a voltage input/current summing arrangement into the inverting(-) input of the
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integrator op amp. The integration capacitor. attached tJet'W'een the output and the invening(-)
input of Lhe op amp, is reset by the MOSFET U13a (pins 7,6, a..Tld 5). MOSFET U13b (pins 3,1,
and 2), attached to the non-invcrting(+) input of the op amp, is used to cancel the effect of the
charge injection into the integration capacitor by MOSFET U13:1.
Gating of the integrators occurs when the gate of the MOSFET across the integration
capacitor is taken to a logic low value. This is performed by L24, which buffers the 'TIM __l\1RK*
signal. When an event is observed by the CFD, TIM_1YIRK* gOC8 low, drivj}1g U24-6 low,
turning off the MOSFET and thus enabling the integrator.
Ratiometric Converters
The integrated outputs are fed to the ratiometric flash converters (Figut::: 4.3) where ti":-!f
analog values/ratios are converted to a 6-bit value. Six bits of data are prod~lccd by each ADC
representing:
ADC Value = 63 * Yin / Vref (.5)
Data conversion is a two step process for these flash converters. i\DC_CLK is pulsed
once to sarnple the analog ratio and to latch this sample into the latches a.~ucb~.~d to the \l1icrnal
comparators that make up the flash converter structure. ADC_CLK is then puLed d seco~lc.i time
to move the data from the comparator latches into the output latches. The converted ADC output
data can only be observed after this second pulse of ADC_CLK.
Two ADCs, as described earlier, produce the AXIAL and TRANSl-\XIAL c.-bi! values
representing the one-dimensional linear position of the event. Another ADC produces the
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The CFD arming threshold and front-end preamplifier gain adjustrnem are under
microcomputer coniTo!. Two dual DACs, U22 and U23 (Figure 4.4), along wiL1 the quad op amp
U21 and transistors Q5, 7, R, and 9 make up the four variable current source;; used to set the
preamp gains. DAC U26, and amplifier U25 make up the variable voltage s[}urce Lh~H is used
as flIe arming tPJeshold for the CFD.
Position/Energy Processor Board
The Posinon!Energy Processor board contains the circuitry to perfoml crysl.al position
lookup and energy discrimination. This circuitry is repeated four times on tile Posi.l ion/Energy
Processor board, one section for each block. Crystal position lookup and energy di~criE~inati()n
is performed from L.1e data supplied from the ADCs on the Analog Processor circUI~ry.
By having independent circuitry for the four blocks, parallel processing of indepcudent
events in different blocks is possible. Independent events that occur in diffeI::nt block~; of the
same bucket within different 256 ns intervals will be processed and transferred to the Coincidence
Processor. As is discussed later, two events that occur in separate blocks dur.;.ng the S,trne 256
ns interval will be arbited by the Bucket Controller circuitry with one of the two events being
transferred while the other is lost. Only one of the four Position/Energy Processor seclion.:; is
represented in thit; discussion.
44
VCCt
GA I H COfoIrR£X. 0/A COHYERTERS
~CCI















































































r I~\[);--I-H-T-GR-T-E-......--___j ja 13
~. u,,, ...""'IL l_G_ATL3__





FR 0t1 SHEET '4
-2.5Y
{</- 38.Yl




The four Analog Processors are located on separate printed circuit boards due to the two
high density connectors required for interconnection to the associated Position/Energy Processor
sections. Concern over dimensional tole anct buildup across the Position/Energy boarj during LIle
manufacturing phase prompted isolation of each Analog Processor onto separate prin.ted clrcuit
boards.
The problem WiLh sepaLiLing the Analog Processor ~Gctions onto diflc.cnt boards is Lhat
of routing the high voltage (l500 Vde) to tl~e detector P~I1Ts. Placing the conn:-::etors for the [OUf
PMTs on the associated Analog Processor board would have been highly desira~)k ~iTlce :ead
length of the PMT outpUL signal should be kept rnirumal. The problem \l-liUl tJiis method I:; Ulat
high voltage for the PlYlT bias strjllg must be routed LO DIe PMT e:rcmgh thls conn::ctor. This
means that high volLag:; must be connected to eaeL A,ililog Pr8cessor C'i~her by "Vire or by
connecLOr from Lile Position/Energy Piocessor, neiLher of which is a very c1esinble opr.icn.
Because of the need for i-ugh voltage at each P1vlT cormecUx, Uw PMT connectors were
localed on tJle Position/Energy Proc~ssor board (Figure ~.5,1. By rnoumlIlg ;lies,,' cuancctors her,:.',
high voltage can be brought to this board at one poim and Lhen rouLEd Vl:~ f~'li;HCcJ circuit board
copper to the many PMT connectors (16 connectors per bucket). High-voilagl~\ h1gb-frequency
bypassing is performed where the high voltage is broughL OntO the Positioll/Energy Processor and
al each PMT connector.
Much care was Laken in routing the PMT signal from the P1Yrr cmme~LOr, up through rJlc
Analog Processor COll.Tlcctor to the fast-preamp. PMT bTfound signa! was routed U1IOUgh the
connector also, eliminating connection of PMI' ground to the noisy digItal ground plane prevalent
on the Position/Energy Processor board. A return resiSLor was included between this analog
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Figure 4.5, Detector Interface schematic diagram.
PIiT IND,",
P1'v1T bias string; this resistor prevents the analog ground from "floating up" to 15Of) voifs it tllC
Analog Processor board is not present. The analog connection between the Pusition/Energy
Processor and the Analog Processor was made through a shrouded 32-pin COill1(;CtOJ.
Analog Processor Interface
The Analog Processors not only require the analog interface to the PMT connectors of
the Position/Energy Processor, but also require digital interface for both the ADCs a:JC1 the> DACs.
Many control signals as well as Vcc and ground are also required by the Analog Processor. This
interface is made through connector J24, a 40 pin shrouded COilllector localed at ibr. back Df the
Analog Processor.
C!,ock Generation Circuitry
The Clock Generation CircuiLry creates the criticai tuning wavefoill1s requirt':<l within the
bucket. EXLn;me care ,\-vas taken in choice of circuit components as well as priwecl circuit board
layout of many of the signals in this section. Microstrip techniques were used on a number of
these signals in order to facilitate signal transmission with acceptable signal inleg~·ity. Serie~
teffilination of these trfulsmission lines was the method of choice, although parallel llltvenin
termination at the end of the CLK 16 line was required due to distributed loads throughout its
length.
Two clock signals, TCLK and TSYNC, are brought on to the bucket via the gantry master
clock, These signals arrive at the bucket via twisted-pair balanced transmission lines from the
gantry master clock. This master clock has the circuitry to generate and distribute both signal~.;
through ECL balanced drivers. Special care in maintaining consistent component and circuit board
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delays for all omputs from this clock board is applied. The cables for cadI bucket within the
gantry are cut to exactly the same length so as to have the edges of these ::dgnals arrive at the
buckets at precisely the same time. The ECL balanced signals from th<~se cleek cables is
converted to TTL levels and then routed to the Clock Gene!"a[ion Circuitry, This circuit is shown
in Figure 4.6.
Figure 4.7 shows the timing of the derived signals wiLt}in the Clo~k (Jencratiorl Circuitry.
The CLK_EOC* signal is used by the Time Digitizer to deterrnine the end of the 256 ns timing
interval. CLK_25() follows the CLK_EOC skewed by 16 ns. It is also used in various circuitry
to represent the tlld of the 256 Ns interval. CLK_LD is HSed to synchronize the output time and
position shift registers to the proper 256 ns interval. Finally, CLK_32 is used throughoul L.~e
bucket for a general purpose, high speed, synchronous clock.
Time Digitizer
The Time Digitizer (Figure 4.8) produces a seven-bit number rcprescIlLiIlg ~he time from
the activatIOn uf the CFD to the end of the present 256 TIS time interval. '1'11is s(~ven-t)il value
subdivides the 256 ns timing interval into 2 ns bins, Later concatenation at the Bucket Controller
produces a six-bit value of 4 TIS resolution that is transmitted to the Coincidence Processor.
The Time Digitizer consists of two sections: a fine time interpolator and a coarse time
counter. Since the finest resolution clock can only resolve 16 ns intervals, a delay line
interpolator is used to subdivide this 16 ns period into 2 ns intervals. Figure 4.9 shows the
timing waveforms present in the Time Digitizer circuitry. For a thorough understanding of the
clock waveforms, refer to the section on the clock generation circuitry (page 48).
\Vhen an event is detected by the CFD, the TIM_MK signal rises. This rising edge
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EVENT DETECTED BY CFD HERE
Figure 4.9. Tirning waveforms wilhin Time Digitizer.
prevww:, At the next rIsing edge of CLK_J 6, the status of each of these delay line taps is
latched into U79. The output of the latch is djrected to a priority encoder, whose output presents
a three-oit binary value representing lhe location of the delay line wave front at the time that the
CLK._16 signal rises. Flip flop U81 prevents retriggering of the latch until the prosent 256 ns
inter'yral is complete, To complete the subdivision of the 256 ns interval, a counter, U81 ,md U84,
counts the nU.il1ber of CLK_) 6 imervals umil the end of the period. This four-bit vajue iy
combined witl1 the tllree bits from the priority encoder and latched into register Ui:D to produce
the seven bits of Time Digitizer data.
PositioninglEnergy Discrimination
Positioning and Energy discrimination is performed by a table lookup proccs;:; where cLl.I c\
from the ADCs on the Analog Processor is input to the address of the lookup rnemory. Via ,Jus
process, a detector crystal numbe~ (one of 64 for an 8 by 8 detector block) is "loeked up" fror~J
a previously loaded table. Energy discnmination is perfonned in a similar manner, where Vie
crystal number (six bits) a.nd the energy ADC value (six bits) arc presented to anQ!11cr lookup
table. This second lookup table references the energy hIstogram of the specified crystal (indexed
by the crystal number) and outputs a bit indicating whether the energy value fr-om the energy
ADC is within the energy discrilninator window.
When an event is processed by the Analog Processor and the infoffi1atioll (X, Y, and
Energy) has been converted by the ADCs, the Event Sequencer then proceeds to move this daUJ
through the lookup table. For economic re:lsons, one 8K x 8-bit static RA1\1 is used for tht,
lookup memory. Using only one device mandated a multiple pass scheme of data processing.
The first pass represents position lookup. X and Y data from the Analog Processor ADCs
is presented to the lookup RAM as a 12-bit address (AO-ll). The Event Sequencer drives A12
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low at this time, pointing into the lX)sition lookup table of the RAt-1. The thineen bits of address
presented to the lookup RAM represent a unique two dimensional spatial location within t.h~ block
that, by this lookup process, is binned to represent the crystal (one of 64) in which the event
interacted.
The six-bit crystal value is output on data lines ASDO-S, v;here it i:; latched into the
latch/buffer U90 for use during the second lookup pass. Generated during Lhi:: loOK;];} phase aTe
twO bits of data utilized for: (1) event rejection due to location of tlle (~vcrH fdUng witl1 i.n an area
of high positioning uncertainty, and (2) time correction of event occunence timc~ value. Tius time
conection value allows, on ,~ crystiil by crystal basis, the abillty to adjust (he Ti~11e Digitiz~r value
by 0 or +/-2 ns, This adjustrr!ent can be used to overcome nonunifornl!!ies in lim-ing across tJlt
block (or bucket) caused by phOtomultiplier tube transit time differcnce~~, fast preamp timing
skew, and clock skew on this board. These two bits are latched at Lile enc.1 of lh~ first lookup
pass by registers internal to U96, where they are routed to exlr2. bits in the lime and position
latch for transmission to the Bucket CoIIIroller. The Bucket Controller contains the circuitry that
performs the time correction addition/subtraction.
The second pass of the data processing involves routing the six-bi t crystal (ASA6-11)
value from U90, and the six-bit energy value (ASAO-5) from the PJ1alog Processor UIlto tbe
address lines of the lookup RAM. Event Sequencer output ASA12 goes hi.gh during u1is pass,
pointing into the loo1.LIp RAM area for energy discrimination. This energy discrimination pass
performs an energy histogram loolmp for the specific crystal and then compares the energy ADC
value to the values within the defined discriminator window. The comparison results are
represented by data line ASD7. ASD7 is routed through U96 (Figures 4.10 and 4.11) to Ule
RQST flip flop U82 where it is latched at the end of event processing by the rising edge of
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Figure 4.11. Schematic diagram of Time/position section of Po~;iLion/Energy
Processor.
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A second 0nergy discriminator window (scatter window) is also a'lailable in the lookup
scheme. This second discriminator's output is on ASD6 and gets routed through U96 to the
position latch for transmission to the Bucket Controller. The Bucket Controller appends this bil
to the six-bit time word to be sent to the Coincidence Processor. There, tr'1is bil is used to tag
event data as to whether the event fell within the normal ener~TY window or the scatter energy
window. By histogramrning these two types of events separately, a sinogram of scattered events
as well as non-scatter events is produced. The scatter sinogram represems Ii lwo-dirnension(ll
scatter density which can then be used to correct the normal sinogram for tlssue density variations,
resulting in more accurate quantitation and increased image SIN ratio.
Pileup Rejector
One fundamental problem with the multi-element detector block philosophy ari:;es frc;rn
the fact that only one crystal out of the 64 can be identified during the eleclIonics' proces~:ing
period. This is not only a dead--time issue with the electronics proc~ssing, but is dL:t~ to [he
relatively slow light decay constant of BOO (300 ns). If another particle mteracts wi L'1in the
block during the time in which the light from the first interhction is being pIocessed.
mispositioning will occur. This phenomena is referred to as pileup, and resulls in blurring of
image edges at high count rates. This blurring is the result of the position ratioing :sC110me
placing the location of the two events on a line between where the two imeraClions took place.
Thus mispositioning error can be no more than half of either dimension of the block.
A rudimentary method to perform pileup rejection is to place the high-level energy
discriminator level near the upper edge of the 511 keV photopeak. In doing so, the. majority of
piled up events' summed energies fall above this level and are rejected. This phenomena is due
to the fact that the event energy density function (histogram) is centered around the 511 ke \'
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peak. Thus if two evems occur during the processing period, summing produces a second
sme,u'ed peak centered at twice this energy, or 1022 keY. Smearing is due to the random (time)
occurrence of the second event. This smearing effect places more of the piled up events within
any width (511 keV centered) of energy window than would be present if both events occurred
at the same time and were random only in energy value.
The bucket Pileup Rejector [16] circuit is designed to identify, by waveshape
observation, pileup events and block the transfer of their converted data to uJe Buckel COIllrollcr.
Its operation falls into a class of circuits that are invariant of pulse intensity. This circuiL operates
on the principle that the shape of the output of a linear system is dependent only on input shape
and not amplitude, similar to ule Constant Fraction Discriminator philosophy of operation, For
a system with a bipolar output, the zero-crossing point is dependent only on input waveshape, not
amplitude. The design criteria is to locate the point at which this zero-crossing takes piaee.
The expected output of the Analog Processor integrator is given by:
where
(t (-.::)





r01 =no. of photons converted by PMT





Tl'1C expected value of the system output z(t) is obtained by subtracting a delayed version of




1 [a(1-e ")-[l-e -"-JJ (7)
where td=time offirst sample
t=time of second sample
WiLh an attenuation constanL, a, less than one, the response of z(r) goes positive and tilen
reverses and crosses zero, to settle aL a final value of -(] -a). The Pileup Rejector examines Lhis
response a shon Lime after the predicted crossing and, if Lhe result i~ negative, indicati.:s that no
pileup is present. If a second event occurs during processing of the first, a delayed version of
it is added to the first, resulting in a shifting of Ule zero-crossing. Upon exarninaLion of the
response, the Pileup Rejector observes a positive signal, and thus labels it a piled up event.
The solution for the attenuation constant is derived such that at the inspection time I, dOle
expected value of z(t) is two standard deviations below zero. This ensures that 98% of the single
cvenLs are accepted. Selection of ule attenuation constant, a, requires a solution fer the variance
of 2(1). This relation is represented by:
. -(I-I), _Ii __ J (_





Solving this equation such that the mean, E(z(t)}, equals two standard deviations, 2y S2(t) ,
yields:
(9)
Solving, by the quadratic equation, for a with roT. equal to 150 photons, L equal to 688 ns,
td equal to 336 ns, and '! equal to 300 ns, results in an attenuation constanl a of 0.6944.
The Pileup Rejector (Figure 4.12) is comprised of the Pileup Rejector PROM CD 103) and
a feedback register (D 104). The first energy sample is processed by the prom and these results
are latched by the feedback register. At the end of the integration cycle the second energy
sample is passed to the prom. The second-sample data is the same data used by the lookup
RAM to make the energy discrimination decision. This value in addition to the results of the first
pass are used to make the zero-crossing sign decision.
Time/Position Latches and Request Logic
The time (U89) and position (U94) registers act as holding registers for event data that






















Figure 4.12. Block diagram of the Pilcup Rcjector.
bus by which data is moved to the time and position pipe registers on the Bucket Controller.
When an event is processed by the Position/Energy Processor and is determined to be valid
(within the energy discriminator window, not pileup, no ADC overflow), the RQST logic within
U96 (pin 22) drives the D of the RQST flip !lop high. This value is strobed into the RQST flip
flop by the Event Sequencer, thus setting the Q of the RQST flip flop high. Through the
mechanism of processing of the event (see Event Sequencer discussion, below), the time data,
position data, time correction data, and scatter bit have been set up on the inputs to the time and
position registers and get strobed into these devices on the same edge that stro~s the RQST flip
flop. After this data has been latched into the time and position registers, the Event Sequencer
can return to the zero state, awaiting occurrence of the next event.
The RQST logic of U96 looks at many inputs in order to decide whether to summons
processing by the Bucket Controller. In addition to looking at the energy discriminator bit (ASD7
of second lookup pass) and the pileup bit from the Pileup Rejector, it also looks at the two-bit
time correction value for the one invalid time correction value (note that the Time Correction
Circuitry only modifies time by 0 or +/- 2 ns). This value is used to reject an event that is
located in a low positioning-probability location in position space. The RQST logic also can be
preempted by HST_RQST, thus allowing the sequencer to force the D of the RQST flip flop
when no event is present. This is a requirement when the microcomputer starts the sequencer by
toggling INIT_SEQ with the intention of propagating data out of the Position/Energy Processor.
This function is useful for moving data out of the position and time latches during diagnostics.
Within 256 ns of the RQST flip flop being set, the Common Electronics Sequencer begins
retrieving data from the time and position latches of the requesting Position/Energy Processor
section. The time data is enabled onto the position/time bus PTO-7 and strobed into the time pipe
register on the Bucket Controller. Then, the position latch is enabled onto the position/time bus
and strobed into the position pipe register on the Bucket Controller. After having retrieved this
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data, the Common Electronics Sequencer resets the RQST flip flop by driving RQRST low. A
more thorough discussion of the Common Electronics Sequencer can be found in the Bucket
Controller discussion (page 80).
The PAL (U96) performs many duties other than just the RQST logic during normal event
processing. It is also responsible for transferring microcomputer data from ASD7 into D7 of the
time latch and ASD6 and ASD7 into D6 and D7 of the position latch when executing the "data
path check". This transfer takes place when the NRM/FR* line (U96-10) is low. When the
microcomputer performs a write to the time latch, a decoded strobe appears as FRC_TIM (U96-14)
causing the T_STRB (U96-19) to strobe data into the time latch. When the microcomputer
performs a write to the position latch, a decoded strobe appears as FRC_PE (U96-16) causing the
P_STRB (U96-18) to strobe data into the position latch.
The PAL (U96) routes data through itself differently depending on whether the Event
Sequencer is in Run Mode, Position Histogram Mode, or Energy Histogram Mode. In Position
Histogram Mode, the lookup RAM is loaded in such a way as to do complete block energy
discrimination.
This rudimentary energy discrimination method provides significantly higher quality low-
level energy discrimination than that offered by just the CFD threshold. Without this feature,
every event that falls above the CFD threshold is histogrammed. Since the CFD threshold is a
crude discriminator with a very poor threshold knee, it must be set to a low energy level in order
to not reject desired events. The problem with only having this CFD discriminator for rejecting
low energy events is that many low energy events will be histograrnmed. Since these events
present a signal of poor SjN ratio to the ratioing ADCs (X and Y), the position data has a high
noise content, which significantly degrades the performance of the position-peak-Iocation algorithm.
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Diagnostics/Histogram Mode Bufl'ers
PAL U88 is programmed to act as a tri-state multiplexer allowing transfer of either ASAO-
5 or ASDO-6 onto the time bus (TIMEO-6). During position histogranunmg, the X ADC data is
roULed through this device from ASAO-5 to TIMEO-5, where it is loaded imo the time register.
Via this route, the microcomputer is able to actually acquire the X ADC data. In order for the
ITllcrocomputer to directly write data to the time latch, U88 is used to direct the microcomputer
data from ASDO-6 to THv1EO-6, where this data is loaded into the time latch. The operation of
writing microcomputer data to the time latch is used in various diagnostic routines.
The bidirectional buffer/register (U90) functions as u1e position feedback latch during
normal Run Mode. L"'1 this mode, data flow is from A3DO-5 to ASA6-11. During position
hisLOgrammJ.llg, data from the Y ADC is routed from ASA6-11, through this device, to ASDO-5,
from \vhich it is loaded into the position latch. In this mode, U90 acts as a buffer.
Event Sequencer
The Event Sequencer (Figure 4.13) represents the heart of the Position/Energy Processor
section. This section of the Position/Energy Processor conducts the Analog Processor integration
cycle, the staging of ADC conversion, and the movement of the data from the ADCs on the
Analog Processor through the position lookup RAM and out to the time and position latches. It
also conducts the routing of the data flow when the Position/Energy Processor is operating in one
of the histogram modes. Figures 4.14, 4.15, and 4.16 show the timing waveforms created during
execution by the Event Sequencer during Run Mode, Position Histogram Mode, and Energy
Histogram Mode, respectively. These different sequencing modes are determined by inputs
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Figure 4.13. Event Sequencer schematic diagram.
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Figure 4,14. Timing waveforms for Event Sequencer in Run Mode.
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Figure 4.16. Timing waveforms for Event Sequencer in Energy Histogram
Mode.
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The Event Sequencer, comprised of PAL devices, allows easy modification of the data
now timing (i.e. modification of integration time) by the modification of the PAL code. The
eight-bit counter chip produces binary values for each of the different sequencer states. Its modes
of operation (start, stop, and hold) are produced by different states of CTR_.RT* (resct) and
CTR_EN* (enable).
There are two means by which the Event Sequencer begins its sequence: 1) the eFD
detects an event to be processed, and 2) by microcomputer control via the INT_SEQ line. This
second method is used mostly for diagnostic purposes.
Run Mode
Upon detection of an event, the CFD drives TIM_MRK active, causing lht Event
Sequencer to initiate processing of the event. The Event Sequencer resets rhe Piieup Rejector
feedback register at state-two and then, at state-II, toggles ADC_CLK to perforn1 the intermediate
energy sample used for pileup detection. This data is placed on ASA.O-5 by enabling the energy
ADC bus driver (OE_E). It is then passed through. the Pileup Rejector PROiv1 whose OlltpU[ is
latched into UI04 on the rising edge of PU_STRB.
At the completion of the integration cycle (state-23), the ADCs are clocked (ADC_.CLK)
and the integrators are reset (CF_RESET). The 100kllP RAM chip-enable (CE__RAM*) and output-
enable lines (OE_RAM*) are also activated. By not activating the RAM chip enable except
during event processing or microcomputer loading/testing, considerable power s(lvings occurs. X
and Y ADC data are enabled on ASAO-II by OE_X,Y. At this time, the Event Sequencer is
driving ASAI2 low. After the propagation delay of the lookup RAM and associated uansceiver
(U92), crystal position and time correction data appear on ASDO-7. The crystal number is strobed
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into the feedback latch U90 while the time correction bits are strobed into the internal registers
of PAL U96 by POS __STRB, This completes the first pass of position lookup.
Next, the Event Sequencer drives ASA12 high and enables the feedback latch containing
t.he crystal position onto ASA6-11. The energy ADC is enabled onto ASAO-S completing the
setup of lookup address for the energy discrimination pass. Following the RA1~.1 and LI1J.nsceiver
propagation delay, the energy discriminator bit and the scatter discriminator bit appeal on ASD7
and ASD6, respectively, The Pileup Rejector uses this second energy sample trJ determine
whether the wave shape is that of one event 01 many (pileup). The energy discriminator bit
(ASD7) is routed to PAL U96 where it is used along with the Pileup Rejector signal (PILEUP),
the Pileup Rejector enable bit (PU_EN), and the three ADC overnow bits (Et,e.O.F., X_O.F., and
Y_O.F.) to determine whether the processed e\'ent is valid an,j should be pa~;3ed along to the
Bucket Controller. The output from ulis decision, U96-22, is transferred to Ul(; D inpLt of thr."
RQST nip flop where it is strobed in on the rising edge of P_STRB (C96-18). P_STRB follow~
PE_STRB in this mode.
At the end of the energy discrimination pass, crystal position appea,s on ASDO-S, as it
did during the first position lookup pass. This data is strobed into the position latch U94 on the
rising edge of P_STRB. Bit D6 of the position latch is loaded with ASD6 (scdt!er bit) via PAL
U96, while bit D7 of the position latch is loaded with the least significant time correction bit that
was stored in the internal register of U96 after the position lookup pass.
Time digitizer data, which is available no later than 256 ns after the detection of the
event, is strobed into its holding register by the same rising edge of PU_STRB that latched the
data from the Pileup Rejector PROM (after the intermediate energy sample). Choice of this sif:,rnal
for clocking time data into the Time Digitizer's latch was a matter of convenience. The only
constraint on this choice was that the edge occur later than 256 ns after the start of event
processing in order to ensure completion of the coarse timing in the Time Digitizer. At the same
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time that the energy discrimination pass is being made through the lookup ram, the Time Digitizer
holding register is enabled onto the time bus TIMED-b. This data is strobed into the time register
U89 on the rising edge of T_STRB (U96-19). T_STRB follows PE_STRB in this mode. Bit D7
of the time register is loaded with the most significant time correction bit that was stored in the
internal register of U96 after the position lookup pass.
Position Histogram Mode
The Event Sequencer operation during Position Histogram Mode is very similar to that
of Run Mode. In this mode X and Y ADC data is transferred to tlle time and position 13L'~:hes
where they will be conveyed to the Bucket Controller. Via lalcllcs on the Buckel Contso])er, the
microcomputer can acquire and histogram X and Y ADC data.
There are two significant differences in Position Histogram !\1ode opennion VerSl1S Run
Mode operation. First, the raw X and Y data must be passed, umnodified, [C) the time Jnd
position latches were it can be accessed by the microcomputer. Second, the: lookup RAM mU~1
be able to observe the energy ADC data so as to make an energy discrimination decision on each
event.
The Event Sequencer is placed in Position Histogram Mode via the levels placed on the
two inputs, MODE_8 and MODE_9. If an event is detected by the eFD while in this mode, the
Event Sequencer will begin stepping through the states in a similar fashion to Run Mode. !\1 any
of the non-critical Event Sequencer output waveforms duplicate their Run Mode action in an effon
to save product temlS in the PALs. At the end of the integration period (state-23), the RAM
chip-enable (CE_RAM*) and output-enable (OE_RAM*) are enabled in preparation for performing
the energy discrimination. The energy ADC is enabled onto ASAO-S, the Event Sequencer drives
ASA12 low, and the feedback latch, U90, ensures that ASA6-11 are driven to some arbitrary
72
value. The RAM is loaded with values in order to perform the discrimination function, which
are repeated for all possible address ranges presented by ASA6-l1. After the RAM propagation
delay, ASD7 will represent the resuli of the energy discrimination operation. This value is latched
into an internal register of the PAL U96 for later transfer LO the position latch. The
microcomputer looks at this bit in the position byte to decide whether the event passed the
discrimination requiremenrs and should be histogrammed.
At state-28 the RAM is disabled and then the X and Y ADCs are enabied (OE__X) onte'
ASAO-ll. The feedback latch U90 is now reversed to act as a buffer driving the Y ADC data
from ASA6-11 onto ASDO-5. PAL U88 has been enabled to direct X ADC data onto the time
bus TIMEO-5. HST_RQS. which went active at state-16, forces (through PAL LJ96) the D of the
RQST flip flop active. Finally, PE_STRB strobes the data into Ule time latch, position latch, and
RQST flip flop. PE_STRB gets transferred through PAL U96 to become T_STRB (U96- J9) and
P_STRB (U96-18). From here the data gets processed by the Bucket Controller as though it were
truly time and position data. It is only through this Position Histogram Mode [llat Vle
microcomputer can access tlle raw ADC data.
Energy Histogram Mode
Energy Histogram Mode is similar to Position Histogram h10de in that raw ADC data is
passed directly to the microcomputer without being processed by the Position/Energy Processor.
This mode is used to create the energy histograms for each of the crystals. Because of the
requirement of energy histograms for each crystal, the Position/Energy Processor electronics muSl
pass X and Y data through the loaded lookup RAM for crystal positioning while the raw energy
ADC data is passed directly to the microcomputer via the tirne latch.
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Execution of Energy Histogram Mode is almost identical to Run Mode with the exception
tllat the energy discriminator pass results are ignored (HST_RQST from the Event Sequencer
generates active D on RQST flip flop) and the energy ADC data on ASAO-S is placed on the
time bus TlMEO-S via PAL U88. The time digitizer holding register is not enabled onto tile time
bus in Energy Histogram Mode. Finally PE_STRB strobes the data into the time (containing
energy data) hHch and position (containing position data) latch.
Microcomputer Interface
The Microcomputer Interface (Figure 4.17) is the connection of the microcomputer to the
Position/Energy Processor section. It provides L~e microcomputer access to the lookup RAM, the
Analog Plocessor DACs, the mode latch (UIOO), and the time and position latches.
The Microcomputer Interface also provides a very useful scarmer diag1lostic tool, the
gencration of Pseudo Activity data. This featurc allows each Position/Energy Processor section
to producc pseudo "events", producing time and position data from data stored within the lookup
RAM. This offers the ability to test tile entire data channel from bucket to sLI10gram without
activity being present. It also allows the bucket to produce extremely high apparent singles rates,
a valuable tool in assessing Coincidence Processor and Real Time Sorter perfoilllance at extreme
count rates.
Processor Interface
The fundamental function of the Microcomputer Interface is to map the components of
lhe Position/Energy Processor section that must be accessed by the microcomputer into its memory




















































Microcomputer Int fer ace schematic.
has its own Microcomputer Interface with the same logical addresses for the devices wit11in the
block. The Bucket Controller individually pages one of the four Position/Energy Processor
sections into the eight-kilobyte physical block.
The buffered multiplexed data bus (BDO-7), the address lines MA8-12, the buffered read
(BRD*) and write (BWR*) lines, and the buffered address latch signal (BALE) are routed to the
Microcomputer Interface. The low-order address lines are stripped from the multiplexed data bus
by latch U 102. Transceiver U101 buffers the Position/Energy Processor section data bus (ASDO-7)
Table 4.1. Position/Energy Processor Microcomputer Interface Memory Map.
RAM/REG* (uC PORT Pl.3) = 0
I Logical Address I Description I
0100h Gain DAC for PMT 0 (Write Only)
020Uh Gain DAC for PMT 1 (Write Only)
I
0300h Gain DAC for PMT 2 (Write Only)
0400h Gain DAC for PMT 3 (Write Only)
0500h CFD Threshold DAC (Write Only)
1000h Time Latch (Write Only)
1400h Position Latch (Write Only)
1800h ASMODE Latch (Write Only)




I Position/Energy Processor Lookup RAM I
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from the microcomputer data bus, while buffer U85 provides similar isolation of the higher
address lines. Latch UI00 is a control register used to provide such services as Event Sequencer
mode control, inhibiting of a block, and enable/disable of the Pileup Rejector and Pseudo Activity
circuitry. PAL U99 provides address decoding for the lookup RAM and the Analog Processor
DAC registers, while PAL U91 provides additional address decoding as well as functioning as the
sequencer in the Pseudo Activity function.
Pseudo Activity Generator
The Pseudo Activity Generator provides a means of allowing the bucket to produce
"event" data without activity being present. Since this data is produced from data stored in the
lookup RANi, data paw~rns can easily be modified. The rate at which this data is output from
me bucket is adjustable over a very wide range, allowing high count rate simulation.
In order for each of the Position/Energy Processor sections not to interfere with its other
three neighbors, a sequencer on the Bucket Controller produces four signals, CTR_CLKA,
CfR_CLKB, CTR_CLKC, and CTR_CLKD as shown in Figure 4.18. The rate at which these
signals are produced is governed by the divisor value loaded into the prescaler (counter 1 of triple
timer/counter U55). This value can be any integer from one to 65,535, and represents the number
of CLK_256 (256 ns) intervals that must transpire before the output of the prescaler transitions.
Output CfR_CLKA is routed to PAL U91 and address counters U86 a..'1d U87. These two
counters are enabled onto address lines ASAI-12 whenever Pseudo Activity mode is activated.
Each time CTR_CLKA goes active, the counters (cascaded to produce a 12-bit counter)
increment the lookup RAM by two (ASAO controlled by the sequencer within PAL U91). PAL
U91, which functions as a sequencer when in Pseudo Activity mode, begins execution willl ASAO
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Figure 4.18. Timing diagram of CTR_CLK Generator.
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PAL U88 to the time bus TIMEO-6 from where it is strobed into the time latch by FRC_TIM.
Line ASD7 is transfened to the time latch through PAL U96. The sequencer then drives ASAO
high and the lookup RA1vf data from the odd address is driven onto ASDO-7, where it is strobed
imo the position latch by FRC_PE. ASD6 and ASD7 are routed to the pDsition latch through
U96. The most significant bit of tlJis data must be set high as it is also routed to the D of the
RQST flip flop and must be set in order to get the attention of the Common Electronics
sequencer. Upon con:pletJon of this sequence, tlle sequencer returns to the resting SLate, hwaiting
[lIe next CfR_CLKA activation.
Bucket Controller Board
The Bucket Controller is tile common interface and arbiter (Figures 4 19 and 4-.20) for
Ll)e event data from the four block processing channels of the Position/Energy Processor. Duta
Hom any of the four Position/Energy Processor sections is sequenced into L~e Bucket COIltroller,
where it is transferred to tile high speed time and position shift registers. The microcomputer Ulat
orchestrates the bucket functions is also located on the Bucket Controller board.
High Speed Data Path
Figure 4.21 shows the data path circuitry which processes the data from the active
Position/Energy Processor section. Data from the Position/Energy Processor section is latched into
tile time and position pipe latches, U18 and Ul7, respectively.
The seven bits of time information are routed to the time correction adders, U31 and U29,
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Figure 4.21. Bucket Controller time/position data path electronics schematic.
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corrected time data proceeds to the time shift register for transmission to the Coincidence
Processor.
The six bits of position information are transferred to PAL U20, where this data, along
WiUl two bits of block data (indicating which block of the bucket) from Ule arbiter, are either
passed straight through or rotated end-to-end and then passedthrough to the position shift register.
This byte rotation, controlled by the microcomputer, is required in order to properly orient Ule
position bits for the Coincidence Processor depending on the orientation of Ule bucket (Ring 1
or Ring 2). From here the position data is transmitted to the Coincidence Processor. Figure 4.22
helps to clarify the position byte shift and the need for it.
Common Electronics Sequencer and Arbiter
The Common Electronics Sequencer (Figure 4.23) is responsible for staging the mOVement
of data from the requesting Position/Energy Processor section, through the Bucket Controller data
path, to the time and position shift registers. This section is also responsible for interrupting the
microcomputer when new data is present in the time and position capture registers. This process
is required when histogramming· data.
PAL UI0 is the nucleus of the Common Electronics Sequencer. It samples the four
EYNT lines from the different Position/Energy Processor sections. The active EYNT nip nap
becomes valid at the end of event processing by the specific Position/Energy Processor section,
wheUler the event is valid (RQST would get set too) or not valid ( failed energy discrimination,
pileup, etc.). As shown in Figure 4.24, the Common Electronics Sequencer drives the GET _TIM
(UI0-18) active, placing the appropriate Position/Energy Processor section's time latch data onto
the time/position bus PTO-7. This data is then strobed into the time pipe latch, U18, and tllC
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Figure 4.24. Timing di agram of Conunon Electronics Sequencer.
and enables its position latch. The Common Electronics Sequencer then latches this data into the
position pipe latch, resets the appropriate Position/Energy Processor section's RQST flip flop,
interrupts the microcomputer, and returns to its zero state, awaiting another event.
Synchronization of this processing to the 256 ns interval occurs by delaying the starting
of the Common Electronics Sequencer until the CLK_32 transition when CLK_LD is active. This
ensures that data will propagate through the Bucket Controller data path, arriving in time to be
set up for the time and position shift registers. By this process, the asynchronous occurrence of
an event gets synchronized to the scanner master clock.
PAL U14 perfonns the arbiting function of the Common Electronics Sequencer. This
logic monitors the different Position/Energy Processor section's RQST lines to determine within
which block the event occurred. Upon observing a Position/Energy Processor section RQST, this
PAL drives the appropriate line (U14-16, 17, 18, or 19) active in order to select this section's
time and position latch during execution by the Common Electronics Sequencer. This selection
logic (U8 and U9) combines the active line from the arbiter with the GET_POS and GET_TIM
lines from the sequencer to derive the output enable signals for the time and position latches.
The arbiter validates an event by setting the HIT bit (U14-15) high. This bit is embedded
into the seventh bit of the time byte to be serialized by the time shift register. The Coincidence
Processor samples this HIT bit to detennine which buckets have valid data to be processed.
When observing requests from two different Position/Energy Processor sections during the
same 256 ns interval, the arbiter passes data from one of the two, discarding the data from the
other. The register U12 is required to sample the four Position/Energy Processor section's RQST
lines only at the beginning of the Common Electronics Sequencer sequence, preventing errors due
to Ule possibility of an asynchronous occurrence of another section's RQST during this sequence.
The arbiter uses the state of flip flop U13b, toggled by CLK_256 so as not to transition during
this process, to randomize the selection of which block to pass.
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If three or four Position/Energy Processor sections present a RQST during the same 256
ns interval, the arbiter simply discards all events. Over the count rates present during normal
operation, losses from this rejection are minimal, due to the extremely low probability of three
or four blocks going active within the same 256 ns interval. This rejection is performed by
leaving the HIT bit low during this interval.
Interrupt Throttling Circuitry
One-shot Ull and flip flop U13a form an interrupt throttling circuit to allow the
microcomputer time to perform other activities when histogramming events at high count rates.
Without this circuitry, at high count rates the microcomputer does not have time to complete and
exit the interrupt routine that perfoffi1s histogramming before another event occurs, queuing LIp
another interrupt. The effect of this queuing of interrupts is that the microcomputer never exits
the hisLOgramming routine to execute any other code.
The microcomputer interrupt generated by the Common Electronics Sequencer is transferred
from the sequencer PAL (UIO) through flip flop VI3a. This flip flop can only generate an
interrupt (UI3a-5 high) if one-shot VII has timed out. This one-shot is triggered by the
microcomputer performing a read of the position capture latch, during execution of the interrupt
routine. Until the one-shot times out, events processed by the bucket are passed to the shift
registers (U32 and U21) but do not generate an interrupt of the microcomputer.
Time Correction Circuitry
The Time Correction Circuitry takes the seven-bit time information acquired by the
Position/Energy Processor section Time Digitizer and adds -1 (-2 ns), 0 (0 ns), or 1 (+2 ns) to
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the value. This circuitry can be disabled by the microcomputer, causing the circuitry to add 0
to all events regardless of the time correction value supplied with the event data.
Upon acquiring an event's time and position data, the Common Electronics Sequencer
strips the two time correction bits from the time and position bytes and moves these through the
subtract/add logic (U30) to the adder (U31 and U29). The least significant bit of the seven-bit
sum is concatenated and the resulting six-bit (four ns resolution) value is set up on the time shift
register inputs.
Time and Position Capture Latches/High Speed Shift Registers
The final phase of processing that the bucket performs on the data is to cOIlverl u1e
parallel time and position bytes into the serial string that is transmitted through the ECL line
drivers (UM) to the Coincidence Processor. Figure 4.24, on page 85, represems the timing
diagram of the data flow into these shift registers. Synchronization of the shifling process begins
on the CLK_32 transition when CLK_LD is high. On this edge, the bit present on the H input
(U32/21-16) appears, followed by the bit on the G input (U32/21-4) on the next rising edge of
CLK_32, etc. Data presem on the inputs to the shift registers is continuously shifted out, with
true events always being validated by the presence of the HIT bit.
Data presented to the time and position shift registers is also strobed into the time and
position capture registers by the Common Electronics Sequencer. Some rearrangement of the data
is performed to allow acquisition of the time correction bits and the least significant bit of the
Time Digitizer data. This information is available with the Time Correction Circuitry disabled
via multiplexer U19. By transferring these bits of information to the time and position capture
latch, all eight bits of both the time and position pipe latches are available to the microcomputer.
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This allows very thorough testing coverage of both the PositionjEnergy Processor and the B'Jcket
Controller data paths during execution of diagnostics.
Event Counting Circuitry
In order to have accurate quantitation in PET, deadtime of the processing electronics must
be taken into account. The method used is to monitor, in real time, the uncorrected ,md corrected
count rates at each of the buckets. Uncorrected count rate is the rate at which valid events are
observed by the bucket processing electronics. Corrected count rate is the rate at which events
arc !July impinging on the bucket detectors, whether they get processed (electronics: live) or not
(electronics: dead).
Counting uncorrected singles simply requires counting each time the HIT bil goes active.
This function is implemented within U26, where the four RQST bits from the Position/Energy
Proce~sor sections are ORed together. The output of this logic is routed through U16 to the D
of flip nop U7. Every processed event produces a transition of U7 which increments the 16-bil
intemal counter of the microcomputer U33.
Calculation of corrected singles is performed by placing U26 in a different "mode" where






teVenl=time that electronics goes dead
to=any arbitrary starting time
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(10)
The above equation holds for processes that occur randomly in time, which is a valid assumption
here.
The method of implementing this calculation requires counting the number of times the
electronics goes live (n), with a binary counter. This counter is sampled at an interval
proportional to the amount of time that the electronics is live, n(leY/!fI1-l0)'
Figure 4.25 illustrates a block diagram of the circuitry to calculate corrected singles. The
implementation of this circuit is shown in Figure 4.26. The gated modula-n divider measures
actual time that the gate signal is active, thus accumulating each (leYertl-to) interval. This divider
produces an output when the internal counter reaches a preset value, n(tmni-IO)' The live counter
counts the number of times that the electronics goes active (live). Using the output from the
modula-n divider to sample the live counter, produces:
where
nCounter Capture Value = _
n(tmn:-tO)
n=no. Of (t -to) intervals = no. of live occurrences'j even:
(11)
Canceling n from top and bottom produces the desired corrected count rate value.
PAL U25 and the 16-bit counter within the microcomputer, perform the counting of live
occurrences. PAL U38 and timer/counter U5 perform the modula-n divider function. The output
from the modula-n divider is applied to the timer capture input to the microcomputer. Transitions
on this line cause a snapshot of the 16-bit counter to be transferred to a holding register and an
interrupt of the processor is produced.
PALs U26 and U38 also function as multiplexers, allowing the counting of other signals
within the bucket. Depending on the value of MODE_1 and MODE_2, MUX_EVTS provides
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Figure 4.25. Corrected singles counter block diagram.
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to the Lhird section of the triple timer/counter, where counting can be monitored by Lhc
microcomputer.
J\t1icrocomputer
The microcomputer orchestrates all activity on tile bucket. It provides some lc\'(,~l of
2ic1rninistrative support to almost every bucket function performed. The micrcy~ompul(~r selected
Cor this bucket needs to be very prompt in interrupt handling due to the varie~y of asynchronous
eVt'lllS that must be processed. It needs to have an efficient instruction set that lencis 11s(:]1' to
high-level-language constructs. Due to FDA regulations, the programming language C wa:, defined
Cor usc in this bucket design. Efficient math hardware (16 x 16 multiply) i~' als~) dcsi:-abk due
l() the need to perform floating point operations in some routmes of tbe code.
The Intel 80C 196 was selected for its execution speed, instrucilcm Sft versatility, and
peripheral versatility. Another desirable attribute was the high-levcl-la..'lguage support ,mel lew, COS[
emulalor, which fully supports rJgh-level-language debugging.
The 80C196 is a CMOS superset of the NMOS 8096 processor line. It carries with it
lllC same desirable register structure of the 8096. Execution time has been r::ducecl fwm tJlrcc
oscillator periods per fundamental processor cycle to two, Lhus decreasiYlg in::;/IUCliOn prGct:.:';s;ng
Lime by 33°1c.
The Microcomputer circuitry is shown in Figures 4.27 and 4.28. It consists or lllC
Microcomputer Core, the basic circuitry required for the Microcomputer to operate, Analog Inpul
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The reset circuitry of the microcomputer consists of U47, which contains a precision
voltage reference, two comparators, two monostable multivibrators, and a low-power battery
switching apparatus. This device maintains its RESET* output (open collector) active umil 50
mS after Vec reaches 4.75 volts, and maintains RESET* high until Vcc drops below 4.65 volts,
at which time RESET* goes active (low) again. By functioning in this manner. the
microcomputer reset function is performed in an efficient and reliable manner.
The microcomputer clock, whose frequency is determined by crystal Y1, runs at i 1.059
'tv1Hz to provide precise baud-rate selection through integer prescaling of this value. ~1aximum
clock frequency of the selected microcomputer is 12 MHz.
Three LEDs are used to visually indicate bucket status. These devices, buffered by U34,
are driven by port pins Pl.0-2. In operation, these LEDs indicate when a serial character is
received, when the bucket has been addressed, and the status of the power-up diagnostic~).
Registers U22 and U23 serve to latch and buffer the microcomputer address lines. The
SOC 196 has a multiplexed data/address bus ADO-7, where address information is present for all
interval during each processing cycle. By using ALE (U33-62), U22 latches this address
information at the proper time. The upper address lines, AD8-15, are static through the entire
bus cycle. Thus, U23 is required only to buffer this information. Transceiver U24 serves to
buffer the multiplexed data/address bus before it is routed to many of tile peripherals cUld to the
Position/Energy Processor sections. Register U36 is an addressable latch used for mode selection
such as enabling the Time Correction Circuitry.
RS-422 was chosen as the electrical interface for the low speed serial communications
channel of the bucket. Its noise immunity and single-supply versatility are desirable attributes in
a modem communications system. Due to standard NRZ serial data protocol with no clock
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synchronization fields or SDLC/HDLC error checking, a half duplex transmit-pair/receive-pair
scheme was chosen. The UART and baud rate generation circuitry are internal to the 80C196.
Transceiver U49 is wired to function as the transmitter, while U48 is configured as the receiver.
The transmitter is enabled only during transmission, via port pin PIJ. Cable termination is
perfonned by resistors R17, Rig, R19, R24, and R25.
The communications protocol bet\veen the Real Time Sorter LUld the buckets is one of a
comm,md/response approach. Under idle conditions, all bucket transmitters are disabled The Real
Time Sorter is the "master" in this scheme, always initiating a command. Ttl': first field LO be
tnmsmiued within this protocol is the address. Each bucket has a unique address, sel by DIP
switch SWI, which is read on power-up by the microcomputer via buffer U35. Firmware 'within
the monitor routine uses this address to identify commands intended for that specific bucket. The
buckel always responds to a command with an acknowledgement, verifying thal the command is
being executed. This response can also contain data, as in (ill Upload Histogram command.
Appendix A contains a list of bucket comn1ands and a brief summary of their function.
Memory management is performed by PALs U25 and U37, as well as each
Position/Energy Processor section's Microcomputer Interface. Table 4.2 (page 98) illustJates lhe
mapping of the microcomputer memory space. Linear addressing of the different peripherals is
used, with the [our Position/Energy Processor sections being paged into a single eighl-kilobyte
area. Port 1 (P1.5-7) prav ides the extended "address" lines required for the paging operation.
Port line P1.4 represents RAM/REG*, used to select either the registers or the lookup RAM within
the Position/Energy Processor sections.
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Table 4.2. Bucket Controller Microcomputer Memory Map (Physical)
Bucket Controller Memory Map
Physical Address Description
OOOOh - 1FFFh Internal microcomputer registers and
exten1al Scratch RAM.
2000h - 3FFFh Bootstrap code space (EPROM).
I
4000h - 5FFFh Histogram RAM. I
6000h - 7FFFh Position,fEnergy Processor section overlay
(page) area, mode register, timer/counter,
and time and position caprure latches.
(See description below)
8000h - EFFFh Main cexie area (EEPROM).
FOOOh - FFFFh Main data area (EEPROM).
Physical Map ping within Addresses 6000h . 7FFFh
uC PORT PI Physical Address Overlay Description II
Pl.7 Pl.6 P1.5
0 0 0 6000h - 7FFFh Position/Energy Processor section
O.
0 0 I 6000h - 7FFFh Position/Energy Processor section
1.
0 1 0 6000h - 7FFFh Position/Energy Processor section
2.
0 1 1 6000h - 7FFFh Position,fEnergy Processor section
3.
1 0 0 6000h Time capture register.
1 0 0 600111 Position capture register.
1 0 0 6002h Address DIP switch.
1 0 0 6003h Mode latch.
1 0 0 7000h - 7003h Timer/Counter internal regislers.
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Analog Input Channels
One of the desires of this bucket development was to develop a more reliable bucket in
order to produce a more reliable PET scanner. As well as offering many stability improvements
through electronic refinements, the bucket is also designed with the ability to rnonitor bOMd level
temperature and high voltage level. Through polling by the Real Time Sorter, the buckets c:m
be interrogated to determine if a problem has occuned that is causing the bucket tempera lure to
rise or the high voltage to drop. Through this monitoring process, a controlled shutdown of the
gantry can be effected before severe electronics or detector damage takes place.
The 80C196 internal peripherals include a ten-bit ADC with eight-input mul tiplexer
included. Although nOl a very accurate ADC, its use for the above-mentioned environrnental
monitoring is appropriate.
The ADC, a successive approximation type converter, requires the use of Vee for its
reference. Noise filtering of L.~is input is performed by capacitors C6 and C7 In order to reduce
the uncertainty of the value of Vee, a precision voltage reference, U46, is located on one or We
ADC inputs. The firmware samples this input and uses its value to calculate the absolute value
of the other inputs. Absolute value of the voltage reference is measured during the ini~i al Lest
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procedure and input into a location in the EEPROM. This allows a much less precisE: (absolute)
reference to be used. The equation for input voltage of a sampled input is:
where XfNP(II'=ADC value of converted input
XREF=ADC value of converted reference input
v f= value (volts) of reference (stored rvithin EEPROM)
re
(2)
The bucket temperature is measured by the temperature sensor U51. This device has a
voltage output lhal is related to ckvice temperature by:
The converted temperature can be requested via the serial port and is reported in degrees
fahrenheit.
The high voltage measurement (Figure 4.29) is made by dividing tile 1500 volt si5'11a1 by
750 via the divider string R51-56. Output from this string is clamped by diodes D33 and D34
LO prevent a catastrophe in a situation such as the breakdown of the divider string. This divider
sll'ing and clamp is located on Lhe PosiLiorJEnergy Processor board, with the low voltage sample
being romed to the Bucket Controller. High frequency filtering is performed by tile filter
consisting of R55, R56, C63, and C66, This filtering serves to reduce noise pickup from the long
circuit board trace. Op amp U45 amplifies the sample. voltage boosting it by a faclor of 1.5 and
preventing the ADC from loadmg this signal. Resistor R47 isolates the output of the amplifier
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Figure 4.29. High voltage sampling electronics.
also creates a single pole low-pass filter, reducing noise into the ADC.
Microcomputer Peripherals
The microcomputer peripherals include the bootstrap EPROM (U4), EEPRO.M,
histogram/scratch RA~1, and the triple timer/counter. These devices reside at fixed physical
addresses within the memory map (Table 4.2, page 98).
The EPROM contains the code that is executed upon power-up. This device is mapped
in the area where physical constants, sacred to the operation of the microcomputer, are located.
These locations include the reset vector and configuration register. The basics of the monitor,
which arbitrates all serial communications command/response protocols, are located here. These
basic parts perform power up diagnostics, including testing (CRC) of the data integrity within lile
EEPROM. Upon successful completion of the EEPROM check, code execution is transfe.rred 1O
the code located within the EEPROM. Also included within the EPROM is cexie to all (),0/
download of firmware updates to be loaded into the EEPROM. Locating the download code
within this EPROM is mandatory in order to allow first time download of run code into a new
EEPR01\1.
The EEPROM, UI, represents a considerable money savings during the introduction of
an embedded product such as the bucket. Considering the complexity of the firmware required
to perform the peak location during setup, fim1ware revisions were considered LO be mevilable.
The cost (time) required to remove the 32 buckets from a scanner, disassemble the bucket boards,
and replace an EPROM in order to effect a firmware revision is major The cost difference
between using a 32k EPROM and a 32k EEPROM can easily be made up by providing this
means to allow firmware revisions to be distributed by diskette or tape and downloaded to the
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buckets from the host computer. The only stringent requirement is thitt the code located in the
EPROM be right the firs! time!
Sixteen kilobytes of histogram/scratch RAM (U2 and U3) are located in the SOC 196
memory map. The need to be able to efficiently perform position histograms required at least
four kilobytes of contiguous ram. The scratch RAtv1 is broken up (Table 4.2, page Sl8) by the
location of internal registers located within the microcomputer hardware.
Triple timer/counter US performs the oLher counting and prescaling functions 110t perCormed
within the microcomputer. These functions include modula-n division for lht C()rrected siilgles
counting, rate generation for the Position/Energy Processor section's Pseudo Activity Generator
circuitry, and counting of events selected by Lhe multiplexer 1126/U38. Sequencing waveforms
(Figure 4.18, page 76) for the four Position/Energy Processor sections are pr(\c.1L1CtL.1 by PAL U6.
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(~()N'CLUSIONS
Performance of the Bucket
'r'he perfOnnJIlCe of the new bucket ha~' proven to be very satisfactory, Only throui;ll ~he
develo~Jrnent (if this new bucket can the new eight-by-eight detectuI" bhxk b::: uljllZ(~':1
Irnprovt;mems to irnJge resolution, temperature stability, and serviceahIliiy are SC!l1i~~ ()f the
secondary virtuc-s of r.he new bucket. lvlany scanners have been assembled \-Vilfl the eight- by-i::ight
d(~,-ec!or blDcb and tllese bud~C',:-; have now been shipped to locations LtlfOUgh~,Ul the \;iorJd.
Performance of the peaL-finding routines within the firmware has proven to be. exCeilC'lf.
A detector tescing"unit ~l.as been devised that uses the same bucket hardware and slightly modifled
firmware to ~T~tli;.; the perfoml3.nce of new detectors. By using tllis unit, ;1 vety prediv(\bL:
pcrf~)rmance approjs2d can be. made of tht detector before placing it within t11(; gll111 y. TillS S'1D'1~;
aru:mpts to optimize :.Jlf; delecto; manGfacruring process.
c1e\Jelopmem is ccms:ckrec t:, b;~ the one higbJ.y confidential, :md thus p.mp' iel.,try, :':Oll:rU1\Cr:t C"f
v,lriC!y uf difl'c:rern detector bL)CK dc"':signs, up to the eigY:t-hy-eighl configl.lraLiuIl ,: ",i:';
·objective has been satisfactorily met. Present detectors that have been integrated with the new
bucket include the eight-by-eight and the six-by-eight design.
The image resolution of the new scanner shows, by visual observation of the reconstructed
image, an obvious increase in transaxial resolution. Thjs is evidenced by the ability to resolve
the smallest elements within a Dorenzo phantom, a device with different diameter rods of activity
immersed within a water scatter-media. Previously, the smallest elements (5.0 mIn) of the
Dorenzo phantom had been resolved only by enabling the wobble motion of the detectors. The
ability to remove tills wobble mechanism from a gantry results in a significant monetary savings.
Much attention to detail was applied to the design of the Analog Processor electronics.
It is within this section that temperature dependencies rear their ugly heads, and every possible
method to reduce them was applied. Since. the bucket firmware can ~.rfom1 an auto-setup on the
attached blocks, recalibration of the buckets to their blocks can be performed at the customer site.
This calibration procedure can be performed immediately following inStallation CL'1d at scheduled
maintenance intervals by the customer staff. This allows any detector or electronics' dnft to be
overcome.
The decision to use the EEPROM for firmware storage has been correct. Throughollt the
development of the scanner, improvements to the fLrrnware have been made. New improvements
will continue to be made through the life of u.1e scanner that mandate modification of the code
in the buckets. By not having to disassemble the gantry each time a fIrmware modification is
required, two positive effects have resulted: 1) improvements to the bucket firmware are
encouraged, and 2) reliability of the scanner is not compromised by the wear of disassembly to
perform such modifications.
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Future Improvements to the Bucket
Competitive market pressures will continue to drive PET scanner developmems toward
increased resolution and increased axial FOV coverage. This pressure can only be answered by
increasing the number of multi-element detector-block slices. In order to support this ever
increasing number of detector elements) the bucket electronics density has to be increased.
Realistically, this can be accomplished in one of two ways: 1) by using surface-inuunt devices,
or 2) by moving more of the functionality to the silicon via VLSI and Analog ASIC t·~:chnology·.
Either of these approaches support a doubling of electronics density in a nex.t-generation bucket.
In order to go beyond this limit (2 generations or more), it appears that the only sollaion is to
go with the second approach.
Work has been in progress for approximately one year to develop cenain high deE~jlY
devices that merge the functionality of sections that are now implemented by discrete devices.
These high density analog and digital function blocks should support new scanner li(~vclopment
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SUMMARY OF BUCKET COMMANDS
Commands to the electronics are handled using the following format:
[<address>]<command>[<data>]<terminator>
where:
<address> - [0 - 9 ] a decimal number with a range 0 to 255 that selects the board
of interest. Address is optional, once a board is selected in babble mode
and remains active until a different board is selected.
<command> - [A - Z] a :.iingle alphabetic character.
<data> - [0 - 9J a decimal number with a range 0 to 65564.




BO respond with version number of bucket controller and turn on
character echo (babble mode).
B1 respond version number of monitor.
B<n> respond version number of bucket controller.
Response: 'M <11.>' - version <n> of monitor.
'V <n>' - version <n> of block controller.
CO respond status of pseudo activity.
Cl abort psuedo activity.
C2 setup for psuedo activity with count values in analog subsection
RAMs.
C3 setup for pseudo activity with count values for position and time
values set to (55) hex.
C65530 run pseudo activity on block zero only.
C65531 run pseudo activity on block one only.
C65532 run pseudo activity on block two only.
C65533 run pseudo activity on block three only.
C<n> set pseudo activity counter to <n> (4 - 65529).
Response: 'N 0' - psuedo activity mode not active.













Deposit <n> in open location (0 - 255) (see command IILII).
Response: 'X 0' .. attempt to deposit in EEPROM code.
Examine open location (see command ilL").
Response: 'R <n>' - byte value pointed to by "L".
FO return the corrected and uncorrected singles average
FI stop singles calculations.
F2 start corrected and uncorrected singles calculations.
Response: '5 <c>,<u>,<d>' - corrected <C>, uncorrected <u> singles
rates and diagnostics flag <d>.
Set gain of selected tube in selected block to <n> (0 -2.55) (see
commands "SI1 and IIPIl).
HO report status of histogram.
HI select position and time histograms.
H2 select position profile histogram.
H3 select tube energy histogram.
H4 select crystal energy histogram.
H5 select time histograrn.
H6 abort histogram.
H<n> start histogram for <n> seconds (7 - 65534).
Response: 'X <n>' - number of seconds remaining.
I<n> inhibit block <n> (0 - 3) (also selects block).
14 inhibit all blocks.
JO respond status of block setup.
J1 auto-setup of selected block (see commands "S" and "I").
J<n> setup selected block using <n> as histogram time (2 - 65534
seconds).
Response: 'S <n>' - stage of setup.
K<n> select a crystal in the selected block (0 - 63) (see commands "S"
and IT').
K64 select all crystals.
Open address <n> for examine or deposit (0 - 65534).
Tum off character echo.
O<n> set constant fraction discriminator of selected block to <n> (0 -
255).
0256 report the CFD DAC setting of selected block (see commands "S"
and tTl).






P<n> select tube <n> within selected block (0 - 3) (see commands liS"
and "I").
P4 select all tubes of selected block.
P5 report tube gains of selected Nock.
Response: 'G <nO>. <nl>. <n2>, <n3>' - gain settings.
QO send next upload record.
Q<n> upload <n> bytes of data in hexadecimal format (0 - 65534).
Response: Data in Intel Intellec fannat.
RO set bucket to ring one.
Rl set bucket to ring two.
R2 report bucket ring setting.
R3 disable multiples.
R4 enable multiples.
R5 report multiples setting.
R6 disable energy pileup.
R7 enable energy pileup.
R8 report pileup setting.
R9 select local clock.
RIO select system clock.
Response: 'R <n>' - bucket ring mode (0 - ring 0: 1 - ring 1).
'M <n>' - bucket multiple mode (0 - disabled: 1 - enabled).
'P <n>' - bucket energy pileup mode (0 - pileup disabled: 1 -
pileup enabled).
S<n> enable block <n> (0 - 3) (also selects block).





Write timeshift for selected block and crystal (0, I, 3 (-1)
commands "S", "I" and "K").
UO report setting of upper discriminator energy.
U<n> set upper level discriminator energy in KeV (0 - 65534).
Response: 'U <n>' - upper discriminator energy in KeV.
VO report setting of lower discriminator energy.
V<n> set lower level discriminator energy in KeV (0 - 65534).
Response: 'V <n>' - lower discriminator energy in KeV.
WO respond status of download.
WI prepare to receive download data in hexadecimal format.
W2 abort download.
Response: 'C 0' - EEPROM code CRC in progress.
'D 0' - download in progress.
'F 0' - download error has occured.




XO report bucket status.
Xl flash LED's until a carriage return is received.
X2 report reference voltage.
X3 report temperature.
X4 report high voltage.
X5 report spare ADC input.
X6 report position histogram.
X7 report scatter position histo!:,rram.
X8 report time histogram.
X9 report position profile histogram.
X10 report tube energy histogram.
X11 report crystal energy histogram.
X12 report total time histogram.
X13 report count of all events.
X14 report count of pileup events.
X15 report count of scatter events.
X16 report count of qualified events.
X17 report EPROM checksum.
X18 report EEPROM code CRC.
X19 report EEPROM data checksum.
X20 timer correction circuit check.
X21 analog subsection sequencer test.
X22 test analog subsection path.
X23 exercise tube gain DAC.
X24 exercise CDF DAC.
X25 scratch pad RAM test.
X26 histogram RAM test.
X27 analog subsection RAM test.
X28 82C54 timer/counter test.
X29 report analog subsection RAM.
X30 analog histogram test.
Response: 'N 0' - test passed.
'e 0' - EEPROM code CRC in progress.
'V <n>' - voltage in millivolts.
'F <n>' - temperature in degrees F.
'X l' - EEPROM code CRC failed.
'S <n>' - status of electronics.
Bit
o : OxOl - EEPROM CRC.
1 : Ox02 - Processor reset detect.
2 : Ox04 - Voltage low.
3 Ox08 - Temperature high.
4 : Ox 10 - Scratch pad RAM.
S Ox20 - Histogram RAM.
6 Ox40 - Processor decoder.






8: OxO100 - Analog subsection 0 RAM.
9: Ox0200 - 11 If 1 II
10: Ox0400 - II II 2 II
11: Ox0800 _ II If 3 II
12: Ox1000 - Analog subsection 0 sequencer.
13: Ox2000 - 1
14: Ox4000 - II If 2
15: Ox8000 - II If 3
16 : OxO10000 - Analog subsection 0 data path.
17 : Ox020000 - 1
18 : Ox040000 - II 2
19 : Ox080000 - 3
20 : OxlOOOOO - EEPROM data checksum.
21 : Ox200000 - Timer counter.
22 : Ox400000 - Time correction.
23 : Ox800000 - Analog subsection decoder.
YO report setting of low energy.
Yl disable low energy bit.
Y<n> set scatter energy and enables scatter bit (2 - 65534).
Response: liS <0>" - scatter energy setting in KeY.
ZO execute system reset (RST).
Z1 set all block parameters to default values.
Z2 set crystal peak positions to ideal values.
Z3 set crystal energies to ideal values.
Z<n> execute code at address <n> (4 - 65534) (response determined by
N 0 - Command started or completed successfully.
U 0 - Unimplemented command.
E 0 - Invalid command input.
X <n> - Error report.
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APPENDIX B
DESCRIPTION OF FUNCTIONALITY OF EXTENSIVE












Tum on character echo and respond with controller version
number.
Respond with monitor version number.
Respond with controller version number.
Respond status of pseudo activity.
Abort pseudo activity.
Setup for pseudo activity with counting analog subsection RAM's.
Setup for pseudo activity with counting position data and time data set
to Ox55.



















Sets tube gain to <n>o
Inhibits block <n>.
Inhibits all blocks.
Sets CFD threshold to <n>o
Reports the CFD DAC setting.




































Select system clock source.








Report spare analog input.
Report histogram RAM.
Report EPROM checksum.
Report EEPROM code CRC test.
Report EEPROM data checksum.
Time correction circuit check.
Test analog subsection sequencer.
Test analog subsection data path.
Exercise tube gain DAC.
Exercise CFD DAC.
Scratch pad RAM test.
Histogram RAM test.









Report analog subsection RAM.
Run mode histogram test.
Position profile histogram test.
Energy histogram test.
Pseudo activity test
Analog subsection decoder test.
Power-up Diagnostics (EVAL2.C)
The following tests are performed through the EVAL2.C (EVAL2D.HEX) firmware:
1. Determine the reference voltage.
Response: Power supply voltage (milivolts): x
2. Determine the temperature.
Response: Temperature in F: x
3. Determine the high voltage.
Response: High voltage: x
119
4. Scratch pad RAM test,
Pass: Scratch RAM test - Passed.







5. Histogram RAM read/write test.
Pass: Histogram RAM read/write test - Passed.







Sliding bit RAM test - Passed.
or








6. Histogram RAM address test.
Pass: Histogram RAM address test - Passed.







7. Verify EPROM checksum test.
Pass: EPROM checksum test - Passed.
Fail: EPROM checksum test - Failed.
Checksum: x
8. Verify EEPROM checksum test.
Pass: EEPROM checksum test - Passed.
Fail: EEPROM checksum test - Failed.
Checksum: x
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9. Processor decoder test.
Pass: (No response).
Fail: Processor decoder test - Failed.
Byte written to scratch RAM: 10101010
Byte read: bbbbbbbb
or
Byte written to histogram RAM: 01010101
Byte read: bbbbbbbb
or
Byte in EPROM: 01011010
Byte read: bbbbbbbb
10. Timer counter test.
Pass: Timer counter test - Passed.







11. Analog subsection RAM test.
Pass: Analog subsection n RAM read/write test - Passed.







Sliding bit RAM test - Passed.
or







12. Analog subsection RAM address test.
Pass: Analog subsection RAM address test - Passed.








13. Analog subsection sequencer test.
Pass: Analog subsection n sequencer test - Passed.
Fail: Analog subsection n sequencer test - Failed.
14. Analog subsection data path test.
Pass: Analog subsection n data path test - Passed.
Fail: Analog subsection n data paL.~ test - Failed.
Byte written time latch:
Byte read:







15. Posi tion profile histogram mode test.
Pass: Analog subsection n position profile mode test - Passed.
Fail: Analog subsection n position profile mode test - Failed.
Byte written for X ADC value: bbbbbbbb
Byte read: bbbbbbbb
Byte written for Y ADC value: bbbbbbbb
Byte read: bbbbbbbb
Byte written for X overflow ADC: bbbbbbbb
Byte read: bbbbbbbb
Byte VvTitten for Y overflow ADC: bbbbbbbb
Byte read: bbbbbbbb
Energy clisctriminator RAM bit: bbbbbbbb
Byte read: bbbbbbbb
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16. Energy histogram mode test.
Pass: Analog subsection n run mode test - Passed.
Fail: Analog subsection n run mode test - Failed.
Byte written for energy: bbbbbbbb
Byte read: bbbbbbbb
Byte wTitten for position: bbbbbbbb
Byte read: bbbbbbbb
Byte \\Titten for X overflow ADC: bbbbbbbb
Byte read: bbbbbbbb
Byte written for Y overflow ADC: bbbbbbbb
Byte read: bbbbbbbb




17. Run mode test.
Pass: Analog subsection n run mode test - Passed.
Fail: Analog subsection n run mode test - Failed.
No interrupt from run mode.
or
Interrupt occured when should have been disabled by:
Time reject.
or Energy reject.




Scatter bit written: bbbbbbbb
Byte read: bbbbbbbb
Time correction bit 1: bbbbbbbb
Byte read: bbbbbbbb










18. Pseudo activity test.
Pass: Analog subsection n psuedo activity test - Passed.
Fail: Analog subsection n psuedo activity test· Failed.
No interrupt occured from psuedo activity.
or
Time count value: bbbbbbbb
Byte received: bbbbbbbb
Position count value: bbbbbbbb
Byte received: bbbbbbbb
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19. .A..nalog subsection decoder test.
Pass: Analog subsection decoder test - Passed.
Fail: Analog subsection decoder test - Failed.
Analog subection written to: x
Byte written:
Byte read:
20. Time correction circuit test.
Pass: Time cOlTection test - Passed.










Scratch Pad RAM Test (test_scratch_RAM).
The scratch pad RAM test routine performs a simple byte read/write for all values in the
RA1'1.
Note: Since the scratch RAM hold the C variables the test does not alter the contents of thr:;
PAM.
Procedure:
1. Initialize the RAM pointer to the start of the scratch pad RAM.
2. Read byte from RAM and save it in a local register.
3. Write AA hex to RAM location.
4. Read RAM location and compare with A.A. hex.
5. If byte is not correct then return with error. Report the RANf address, byte written
and byte read.
6. Restore the RAM byte and increment RAM pointer.
7. If completed all RAM locations then repeat step 2 through 6 wrirting 55 hex to RAM.
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RAM read/write test (test_RAM_read__write).
The RAM read/write lest routine perfonns a simple byte read/write for all values in tile
RAM.
Note: The routine is a destructive write to the RAM contents.
Procedure:
1. Initialize the RAM pointer to the start of the RAM.
2. Write AA hex and 55 hex to alternate RAM locations for the entire R.A.M,
3. Verify the contents of the RAM.
4. If a byte is not correct then return with error. Report tile RAtv1 address, byte ',.vfitlen
and byte read.
5. Repeat steps 2 through 4 writting 55 hex then AA hex to all RAM locations.
131
T'he sliding bit RAM tesl routine slides a one through the RAM byte in which a RP~M
read/wri te test failed.
Procedure:
1. Set the RAM pointer to the RAM location.
2. Write a zero to the RAM location.
3. If ttw byte is not correct then return with error. Report the RAM address, byte
written and byte read.
4. Shift a one to the next byte location.
5. Repeat steps 3 through 4 until all bits have been tested.
6. Repeat test sliding a zero through all bit locations.
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RAM address test (test_RAM_address).
The RAt\1 address test routine test the address bits by sliding a one and then a zero through
the address bits and testing the bytes written to the RAM.
Procedure:
1. Zero all locations in RAM.
2. 'Nrite a one the first RAM location.
3. Shift a one in the RAM address and write the previous byte written to the RAM
incremented by 11 hex for all RAM addressed locations.
4. If the bytes written to RAM are not correct then return with error and report Lhe RAj\,1
address, byte written and byte read.
5. Repeat test by sliding a zero through the RAM address bits.
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Processor decoder test.
The processor decoder test routine writes values to the scratch pad RA.M and t.he histogram
RAM to verify the processor decoder PAL.
Procedure:
1. The value AS hex is written to the scratch pad R.A.M location OFFD hex and SA hex
is writ.ten to histogram RAM location 4FFD.
2. The two bytes are then read and verified as well as the EPROM address 21FD hex.
3. If any of the bytes are not valid then an error is reponed.
Timer counter test (test_timer_counter).
The counter test routine performs a read/write test of L~e counter/timer.
Procedure:
1. Different modes are written to each counter (mode 0 to counter 0, mode to counter
1 and mode 2 to counter 2).
2. The counter modes are then read from the counter and verified.
3. If an error occurs then the counter, byte written and byte rcad are reported.
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Analog subsection sequencer test (test_anaiog_sequencer),
The analog sequencer routine triggers the analog subsection sequencer and verifies an external
inlerrupt occurs.
Procedure:
1. All block are inhibited.
2. The position capture latch IS read to clear the interrupt line and the processor waits
for the one-shot to time out.
3. The interrupt flag blk_flag_extint_test bit is cleared.
4. The analog subsection sequencer is triggered by writting EB hex then £9 hex.
5. The interrupt flag is then tested for an inten'upt and L1e test resull returned (Blocks
are re-enabled and the analog subsection latch returned to run mode).
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Analog subsection data path test (test_analog_subsectionyath).
The analog subsection data path test routine performs several writes and reads through the
analog subsection latches.
Procedure:
1. Set processor mode latch to system clock, count all events, disable multiples, disable
time correction and ring 0 (20 hex).
2. Inhibit all blocks.
3. Set the analog subsection mode latch to inhibit block, position profile mode; pileup
rejector disabled, permit position a..l1d time register writes and run mode.
4. Clear the position latch.
5. Write AA hex to the time latch and D5 hex to the position latch and verify values.
6. If an error then report the bytes written to the time and position latches and lhe bytes
read.
7. Repeat steps 5 and 6 writting 55 hex to time latch and AA hex to position latch.
8. Return the mode latches to the run state and re-enable all blocks.
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Analog subsection position profile histogram mode test (testyositionyrofile_histogram).
The analog subsection position profile histogram mode test routine test the sequencers that
control the position profile histogram mode.
Procedure:
1. Inhibit all blocks.
2. Set processor mode latch to system clock, count all events, disable multiples, dis,lbl:;
time correction and ring 0 (20 hex).
3. Set analog subsection mode to run mode, position histogram mode, pile-up rejector
disabled (E9 hex).
4. Clear the entire analog subsection RAM.
5. Slide a one in each bit position of the X ADC DAC, Y ADC DAC, and th(~ ~~ncrgy
ADC DAC and verify the histogram results.
6. If an error occurs then report the X ADC byte written and read, the Y ADC byte
written and read, X ADC overflow bit written and read, Y ADC overnow bit written
and read, and the energy ADC overflow bit written and read.
7. Repeat steps 5 and 6 sliding a zero through all ADC DAC positions.
8. Now load the lower half of the analog subsection RAM with CO hex to test the
energy discriminator bit.
9. Set all ADC DAC values to zero and trigger the analog subsection RAM sequencer.
10. If an error is detected then report the bytes written and read.
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Analog subsection energy histogram mode test (test_energy_histogram).
The aIlalog subsection energy histogram mode test routine test th.e sequencers that control the
energy histogram mode.
Procedure:
1. Inhibit all blocks.
2. Set processor mode latch to system clock, count all events, disable multiples, disable
time correction and ring 0 (20 hex).
3. Set analog subsection mode to run mode, energy histogram mode, pile-up rejector
disabled (ED hex).
4. Clear the entire analog subsection RAM.
5. Slide a one in each bit position of the X ADC DAC, Y ADC DAC, and llle energy
ADC DAC and verify the histogram results.
6. If an error occurs then report the energy byte written and read, the position byte
written and read, X ADC overflow bit written and read, Y ADC overflow bil written
and read, and the energy ADC overflow bit written and read.
7. Repeat steps 5 and 6 sliding a zero through all ADC DAC positions.
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Run mode histogram test (test_run_mode_histogram).
Procedure:
1. Inhibit all blocks.
2. Set processor mode latch to system clock, count all events, disable multiples, disable
time correctiOn and ring 0 (20 hex).
3. Set analog subsection mode to run mode, pile--up rejector disabled (E 1 hex).
4. Load the lower analog subsection RAM with count values (crystal values) zero to
sixty-three and repeat.
5. Load the upper analog subsection RAM with the same values except append either CO
hex for crystal values less then 20 hex and 80 hex for crystal values greater then or
equal to 20 hex.
6. Slide a one through all possible combinations or X ADC, Y ADC and energy ADC
values.
'7
I. Test the position, scatter bit and time correction bits (time correct bits should be zero)
and report values if an error occurs.
8. Now write 80 hex to the first byte of the lower analog subsection RAM and set aU
ADC DAC values to zero to set the time correction bit 1.
9. Verify the time correction bit 1 is set.
10. Write CO hex to the first byte of the lower analog subsection RAM to set both time
correction bits.
11. Verify both time correction bits are set.
12. Write 40 hex to the first byte of the lower analog subsection RAM to disable the
request bit through the time correction bits.
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]3. Verify that an interrupt does not occur.
14. Write zero to the first byte of the lower analog subsection RAM to aHow request bits
and write zero to the first byte of the upper analog subsection RAM for energy
discrimination.
15. Verify that an interrupt does not occur.
J.6. Return the first byte of the upper analog subsection RAM to CO hex and set each of
th.e ADC overflow bits to ensure an interrupt does not occur.
17. Set the processor mode latch to enable time correction and set all the ADC values to
zero.
18. Allow the analog subsection to trigger and verify Lhe block bits.
Psuedo activity test (test_pseudo_activity).
Procedure:
1. Inhibit all blocks in run mode state.
2. Load the analog subsection RAM even bytes with count values 0 through 63 and the
odd bytes with 0 through 63.
3. Set processor mode latch to system clock, count all events, disable multiples, disable
time correction and ring O.
4. Write 2000 to the rate generator counter.
, Reset and enable the pseudo activity counter on the selected block.
140
6. Test the first 256 pseudo activity values to be output. If no interrupt is generated
then report no interrupt else if an error is detected then re-porl r..l}e position and time
count values.
7. Turn off the pseudo activity generator and return.
Analog subsection decoder test (test_analog_subsection_decoder).
Procedure:
1. Inhibit all blocks.
2. Write the values zero through four to the first byte of lt1.e analog subsection RAM's
for each analog subsection.
3. Verify the analog subsection RAM bytes.
4. If an error occurs then report the analog subsection number, the byte written :md the
byte read.
Time correction circuit test (test_time_correction).
Procedure:
1. Write 30 hex to the processor mode latch to enable time correction.
2. Inhibit all blocks and write C9 hex to the selected analog subsection mode latch to
allow writes to the position and time latches.
3. Read the JX)sition capture latch to clear both the time and position capture latches.
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4. Test the time correction addition (127 + 1) by writing 7F hex the time latch and 80
hex to the position latch of [he analog subsection.
5. Read the time capture latch and verify result. If an error is detected then report the
time and position latches and the time capture latch.
6. Test the time correction subtraction (0 - 1) by writing 80 hex the time latch and 80
hex to the position latch of the analog subsection.
7. Read the time capture latch and verify result. If an error is detected then report the
time and position latches and the time capture latch.
8. Return the analog subsection to run mode and re-enable all blocks.
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APPENI)IX C

















POS/ENERGY U18, U44, U72, U98;
P22V10 ;
$INCLUDE PALASM.OPR
{ ------ ------- -- ------- ------- -------------- ---------------------------------------------- -- - -- -- ------- -- ------- --- - }
{ FIRST OF TWO PALS USED FOR SEQUENCER IN ANALOG SUBSEerrON }
{ }
{ SEE TIMING DIAGRAMS (PCAD PCCAPS FORMAT) FOR SPECIFIC DETAILS }
{ }
{ FILE NAMES FOR TIMING DIAGRAMS ARE AS FOLLOWS: }
( )
{ 1. EHSTWAVl.SCH }
( 2. PHSTWAVl.SCH )
{ 3. THSTWAVl.SCH }
{ 4. RUNWAV1 .SCH
{ -------- ------- ---- ----------------------------------------------------------------------------- -- - ------------------
{ ------ ---------------------------------------------------------------------------------------- -- --- -- -- -- ------- -----
{ PIN DEFINITIONS
{ --- ------------------- -- --- -- -- ---------------------------------------------------------- --- ------- -- -- -- - -- -- -- -----
{INPUTS OUTPUTS
{ ------------------------------------------------------------------------------------------- - -- -- --- -- -- -- --- ---- -----
PIN 1 = CLK_32
PIN 2 = TIM_MRK PIN 23 = fCE1_RAM ;
PIN 3 = BLK_INHIB PIN 22 = ADC_POS ,
PIN 4 =Q4 PIN 21 = HST_RQST ;
PIN 5 = Q3 PIN 20 = PU_STRB ,
PIN 6 = INIT_SEQ PIN 19 = /ADc_eLK ;
PIN 7 = Q2 PIN 18 = CF_RESET ;
PIN 8 = Ql PIN 17 = ASA12
PIN 9 = QO PIN 16 = /OE_RAM ,
PIN 10 = MODE_9 PIN 15 = /CfR_EN ,
PIN 11 = MODE_8 PIN 14 = /CfR_RST ;
PIN 13 = Q5
( -------- -------------------------------------------------------------------------- -- ------------ -- - -- ---- ----- - - -----
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{----------------------- DECLARATIONS AND INTERMEDIATE VARIABLES -------------
FIELD crRVAL = [Q5..QO] ;{ COUNTER BITS FROM 74F579 }
RUN_MODE = /MODE_9 * /MODE_8 ;[ SEE RUNWAV .SCH}
TIM_HIST_MODE = /MODE_9 * MODE_8 ;{ SEE PHfSTWAV.SCH }
POS_HIST_MODE = MODE_9 * /MODE_8 ;{ SEE THISTWAV.SCH }
ENG_HIST_MODE = MODE_9 * MODE_8 ;{ SEE EHISTWAV.SCH }
[ - ----- ------------------------------------- ------------------------------------------------------------ --------------




( RUN_MODE + TIM_HIST_MODE
+ ENG_HIST_MODE ) * (CTRVAL:['D'23 .. 'D'31J)
+ POS_HIST_MODE * CfRVAL:['D'23 .. 'D'26]
+ BLK_INHIB ;[REV3}
POS_HIST_MODE * (CTRVAL:['D'27 .. 'D'31]) ;
( TIM_HIST_MODE + POS_HIST_MODE





+(CTRVAL:'D'21) + (CfRVAL:'D'23) ;
BLK_INHIB + (CTRVAL:['D'23 ..'D'31]) ;
(CTRVAL:['D'28 ..'D'31]) ;
ASA12.0E =
( RUN_MODE + TIM_HIST_MODE
+ENG_HIST_MODE ) * (CfRVAL:['D'24.. 'D'31])
+ POS_HIST_MODE * CTRVAL:['D'24.. 'D'26];[REV3}
145




j«TIM_MRK + INIT_SEQ) * (CfRVAL:'D'O)
+ (CTRVAL:['D'1..'D'31J)) ; { COUNTER NOT RESET HERE
THIS, ALONG WITH CfR_EN
ALLOWS THE SEQUENCER TO
WAIT UNTIL INIT_SEQ GOES




























SEE TIMING DIAGRAMS (PCAD PCCAPS FORMAT) FOR SPECIFIC DETAILS
$INCLUDE PALASM.OPR
{ ------------------- -------------- --- -- --- ---------------- -- -- --------- ----------------- ------- --------- -- ------- -----











{ - ----- --------- ------- ------------------------------ - - --- -- -- --------- ---------- ----- -- - --- --- -- -- - -- -- -- - -- -- - ------
{ PIN DEFINITIONS
{ -------- ---------------- ------------- --- - -- -- ----- - ------ - --------------------------- ---- -- - ------ --- -- --- - - -- -- - ----
( INPUTS OUTPUTS
{ -------------------------------------- --------- -------------- ---------------------------- --------- --- ------- -- -- - ----
PIN 1 = CLK_32
PIN 2 = Q5 PXN 19 = /OE_EYT
PIN 3 =Q4 PIN 18 = /OE_ADC
PIN 4 = Q3 PIN 17 = /OE_POS
PIN 5 = Q2 PIN 16 = OE_E
PIN 6 = Ql PIN 15 = OE_X
PIN 7 = QO PIN 14 = /PU_RST
PIN 8 = MODE_9 PIN 13 = IPOS_STRB
PIN 9 = MODE_8 PIN 12 = /PE_STRB
{ --------------------------------------------------------- ------------- --------------- ---- -- ------- --- --------- -------
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= fMODE_9 * /MODE_8
= fMODE_9 ,* MODE_8
= MODE_9 * IMODE_8
= MODE_9 * MODE_8
;{ SEE RUNWAV .SCH}
;{ SEE PHISTWAV.SCH }
;{ SEE THISTWAV.SCH }
;{ SEE EHISTWAV.SCH }
( --- --- ------------------ --------- ----- -- -------------------------- ---------------- ----------- - -- --- ----------- -- - ----








(RUN_MODE + TIM_HIST_MODE) * CTRVAL:['D'28 .. 'D'31] :
CTRVAL:['D'28 .. 'D'31] ;
((RUN_MODE + TIM_HIST_MODE + ENG_HIST_MODE)
* (CTRVAL:['D'12.. 'D'15] + CTRVAL:['D'28 .. 'D'31J»
+ ( POS_HIST_MODE * ((CfRVAL:['D'12.. 'D'15] )
+ CTRVAL:['D'24.. 'D'26] »; {REV3}
((RUN_MODE + ENG_HIST_MODE + TIM_HIST_MODE)
* (CTRVAL:['D'24 .. 'D'26]»

















ANALOG SUBSEerION TIME BUS MULTIPLEXER;
POS/ENERGY U8, U36, U62, U88;
P22VI0 ;
$INCLUDE PALASM.OPR
( ---- -- ----------- -- ------------------------------------------ - -- ---- ------------------- ---- - - - -- --- ..--- ---- - -- -- -----
( TIME BUS MULTIPLEXER
( --- ---------- ------ - ------------------- ---- ------------ ----- ---- ---- ---------------------------- ------- ---- - -- _.. -----
( This pal is used stricly for bucket self-test and histogramming
( functions. It either places ASAO - 5 or ASDO - 6 onto the time
{ bus (TIMEO - 6). The fonner allows placing either X-ADC or
{ E-ADC data directly into Common Electronics data path (for
( histogramming), while the latter allows the processor (or
( UCIFACE pseudo activity sequencer) to force data into the
{ time data path. All outputs are combinatorial.
{
{ -- ----------- ------------------------------------- -- ------ - - - - ------ --------- - ------------- - - - -- ------- -- - ---- -- -----
{ --- ------------------------------------------------- ------- -- -----------------------------------.- - --------- ---- -----
{ PIN DEFINITIONS
( - -- - ---- -- ------- --- --------------------------------------- -- --- -- -- --------------------- ----- -- -- - ---- -- - -- -' -- - -- ..-
f INPUTS OUTPUTS
{ ---- -------------------------------------------------------- - - ------------------------------------ - ---- ------- -------
PIN 1 = ASAO PIN 23 = TIME_O
PIN 2 = ASAI PIN 22 TIME_l
PIN 3 = ASA2 PIN 21 TIME_2
PIN 4 = ASA3 PIN 20 = TIME_3
PIN 5 = ASA4 PIN 19 = TIME_4
PIN 6 = ASA5 PIN 18 TIME_5
PIN 7 = ASDO PIN 17 = TIME_6
PIN 8 = ASDI
PIN 9 = ASD2
PIN 10 = ASD3
PIN 11 = ASD4
PIN 13 = ASD5
PIN 14 = ASD6
PIN 15 = /OE_ADC
PIN 16 = rrIM_B F
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---------------------------------------------------------------------------------------------- --------- -- -------_ ..--- }
---------- --------- --------------------- EQUATIONS ---------------------------------- -------------------- --- }
---------- --------------------------------------------------------------------------------- ------------------- _., ----- }
Each of the output lines gets the appropriate ASA line if OE_AOC






OE_ADC * (rIM_BF * ASAO
+ OE_ADC * TIM_BF * ASDO
OE_ADC * (rIM_BF * ASA1
+ OE_ADC * TIM_BF * ASDI
OE_ADC * (rIM_BF * ASA2
+ OE_ADC * TIM_BF * ASD2
OE_ADC * (rIM BF * ASA3
+ OE_ADC * TIM_BF * ASD3
OE_ADC * (rIM_BF * ASA4
+ OE_ADC * TIM_BF * ASD4
OE_.ADC * (rIM_BF * ASA5
+ OE_ADC * TIM_BF * ASD5
















ANALOG SUBSECfION TIME-POSITION LOGIC;
POS/ENERGY U24, U49, U70, U96;
G6001 ;
$INCLUDE PALASM.OPR
t --- --- ---- ---------- ------- -- -- -- -------- ---- ------- --- -------------------------------------------- -- ---- ------- -----
( ANALOG SUBSECfION TIME-POSITION LOGIC PAL
( ---------- ------- ------------ ------- ----- -------------- ---- - - - ---------------------- - ----------- ----- ---- - ---- -------
{ This pal performs a multitude of functions including latching
( the overflow signals from all three ADCs, multiplexing the
clock signals to the time and position latches, routing the
time correction bits to the proper latches, and creation of the
RQST signal.
(
( - -- --------------------- --- ------ ---------- ------- -- ------- --------------------------------- --------- ---- ----- -- - ----
( ------------------------------- -- ----------------------------------------------------------------- --- ----------- - ----
( PIN DEFINITIONS
( ------------------------------------------------------------- --------- - -------------- ----------- -- --- -- ------- - -- -- --
( INPUTS OUTPUTS
( --- - -- ---- --------- - ----------- --------- ---------------------------------------- -------------- -- ----- - - ---------- - ---
PIN 2 = EN_OF PIN 23 = TD7
PIN 3 = X_OF PIN 22 = PRQST
PIN 4 = Y_OF PIN 21 = PD6
PIN 5 = ASD6 PIN 20 = PD7
PIN 6 = ASD7 PIN 19 = T_STRB
PIN 7 = PILEUP PIN 18 = PT_STRB
PIN 8 = PU_EN
PIN 9 = HST_RQST
PIN 10 = NRM_FRC
PIN 11 = MODE 8
PIN 13 = POS_STRB
PIN 14 = FRC_TIM
PIN 15 = PE_STRB
PIN 16 = FRC_PE
PIN 17 = MODE_9
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{---------------- DECLARATIONS AND INTERMEDIATE VARIABLES ---------------------------
;{ SEE RUNWAY .SCH }
;{ SEE PHSTWAV.SCH }
;{ SEE THSTWAV.SCH }


















;{USED FOR PD6 }
; {BURY REGISTER }
;{B URY REGISTER }
;{B URY REGISTER }
;{B URY REGISTER }
;{VALLEY REJECf VALVE
OF TIM.CORR.}












( ---------------------------------------- EQVATIONS ---------- ----------------------- --------.-----.-- ..-----
(Buried registers used as input registers for x-overflow, y-overflow,
(asd6, and asd7. These are buried because their output is not needed
{by the outside world, and we need their output pins. Notice how their
{outputs are used as inputs by tri-stating their outputs.



















+ ASD7 * /EN_OF * /LX_OF * /LY_OF * /(PILEUP * PU_EN)
* NALLEY_REJECT
/FORCE * RUN_MODE * LD6
+ /FORCE * TIM_HIST_MODE * LD7
+ /FORCE * POS_HIST_MODE * LD7
+ /FORCE * ENG_HIST_MODE * EN_OF
+ FORCE * ASD7
/FORCE * RUN_MODE * SCATTER
+ /FORCE * TIM_HIST_MODE * LX_OF
+ /FORCE * POS_HIST_MODE * X_OF
+ /FORCE * ENG_HIST_MODE * LX_OF
+ FORCE * ASD6
/FORCE * RUN_MODE * LD7
+ /FORCE * TIM_HIST_MODE * LY_OF
+ /FORCE * POS_HIST_MODE * Y_OF
+ /FORCE * ENG_HIST_MODE * LY_OF
+ FORCE * ASD7
NRM_FRC * PE_STRB
+ /NRM_FRC * FRC_TIM
NRM_FRC * PE_STRB
+ /NRM_FRC * FRC_PE
















AN. SUB. MICROCONTROLLER INTERFACE DECODER;
POS/ENERGY U20, U45, U73, U99;
P16L8 ;
$INCLUDE PALASM.OPR
[ - ------- -- --- ----------------------- ----------------------------------- ------------------ ----- ---- --- - --- --- -- -------
[ BLOCK CONTROLLER DECODER PAL
l ------------- -- ---------------------------------------------------------------------------------------- -- --- ---------
{ One of two PALs that perform decoding for the 80c196 processor.
{ This PAL performs address decoding for the Time and Position
{ capture latches, the DIPSWITCH buffer, and the MODE latch.
{
{ Refer to drawing titled:
( BLOCK CONTROLLER
{ BLOCK PROCESSOR/CONTROLLER 1
{
{
{ ------ ----------- ----------------- -- ------------------------------------------------------- ----- -- --- ----- ---- -- --- --
(REV 2 2-27-89 Remapped the Analog Subsections and Registers from





{ - ----- -- -------------- --------------------------------------------------------------------- --- ------- - ---------- --- --
{ PIN DEFINITIONS
{ --- ----- --------- -- --------------------------------------------------------------------------------- -- --- - -- -_ ..------
[ INPUTS 0 UTPUTS
( -------------------- ---------------- ----------------------------------------------------- -- -- --- -- - -- -- --- -- ----- ----
PIN 1 MA12;
PIN 2 MAll; PIN 19 jWR_RAM
PIN 3 MAIO; PIN 18 IGN 5TBI
PIN 4 MA9; PIN 17 /GN_STB2
PIN 5 MA8; PIN 16 B A
PIN 6 = BLK_l_;
PIN 7 RAM_REG; PIN 14 jCF_STRB
PIN 8 = /BRD; PIN 13 = /ADDR_BUF
PIN 9 = /BWR; PIN 12 = /MODE_STRB
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( -------- ----------------------- - -----------------------------_ .._-- ------ --------------- ----------- - --------- ---- - --_..






THIS_BLOCK * /RAM_REG * BWR * ( ADDR:6100
+ ADDR:6200 )
THIS_BLOCK * /RAM_REG * BWR
* ( ADDR:6300 + ADDR:6400 )
ADDR:6200 + ADDR:6400
THIS_BLOCK * /RAM_REG * BWR * ADDR:6500
THIS BLOCK * RAM_REG
















AN. SUB. ~1ICROCONTROLLER INTERFACE DECODER/SEQUENCER ;
POS/ENERGY U13, U39, U65, U91;
P22VIO ;
ANALOG SUBSEerION uC INTERFACE PAL #2
Second of two pals used to perform the uC interface from the
uC to the Analog Subsection. This pal enables the buffered
data bus onto the Analog Subsection data bus for writing and
reading RAM data and forcing time and position data. It also
provides the strobes to force time and position data.
This pal also is used as a sequencer for the Pseudo Activity
mode. In this mode it sequences addresses into the RAM
address bus. These addresses sequenctially select data stored
in the RAM. This data is then forced into the time and position
latches producing apparant data without activity. this mode
would be used for testing the data collection and processing
hardware (i.e. coincidence board,RTS,,,.).
$INCLUDE PALASM.OPR
















{ --- - -------_._-------._----------- --------------------------------_._------------------------ -- ----------------- -- -- - ----
( PIN DEFINITIONS
( .. -- ----- ------------_ ..----------- ----- ------------_.- --------------------------------------- - ------ ---------- ------- --
(INPUTS OUTPUTS
{ - ------------------------------ ------- ---------------------------------------------------------- -- ---------- ---------
PIN 1 = CLK_32 PIN 23 /EN_DATA
PIN 2 = MA12 PIN 22 IFRC_TIM
PIN 3 MAll PIN 21 /FRC_PE
PIN 4 = MAIO PIN 20 IOE_RAM
PIN 5 = RAM_REG PIN 19 (fIM_B UF
PIN 6 = RUN_CTR PIN 18 ASAO
PIN 7 CTR_CLOCK PIN 17 Q2
PIN 8 BLK_l_ PIN 16 Q1
PIN 9 = /BRD PIN 15 = QO
PIN 10 /BWR PIN 14 OERAM_OE
PIN 11 = CLK LD
( --- ------- --------- ----- - - ------- - - - ----------- - ---------------------- - ----------- ----- -- -- ----- -- - _.- ----- - --- -- - ----












CTR_CLK * CLK_LD * CfRVAL:O
+ CTRVAL:[1 ..7]
BLK_l_
( ------ ----------------------- -- -- - ----------------------------------------------------- ----- ---- -_ .. -- -- --- -- -- -- - ----
{ ---------------------------------------- EQUATIONS _______________________________________________. __ 1J
(EN_DATA output enables the data transciever (U10l). It goes active when
forcing data to the time and position latches and the RAM. Notice that it
is mapped up to 77FF. This is so that the processor does not drive the ASD_
bus when writing to the AS~10DE latch. This could pose a contention problem
because if writing a INIT_SEQ, the ASSEQ sequencer could drive the bus before
this PAL has released it. .....WHAM!!! )
THIS_BLOCK * RUN_CTR
* (RAM_REG + (/RAM_REG * ADDR:[6000..77FFJ)
(RUN_CTR * THIS_BLOCK * /RAM_REG * BWR * ADDR:7000)















(RUN_CTR * THIS_BLOCK * /RAM_REG * BWR * ADDR:7400)
+ /RUN_CTR * CTRVAL:['d'1..'d'4]
THIS_BLOCK * RAM_REG * BRD
+ /RUN_CTR
* ( CTR_CLK '" CLK_LD * CfRVAL:'d'O
+ CTRVAL:['d' 1.. 'd'6] )
THIS_BLOCK * /RAM_REG * ADDR:7000
+ /RUN_CTR
/RUN_CTR * CfRVAL:['d'3 .. 'd'6]
(Ql * /QO + /Ql * QO) * E_R
(Q2 * /Q 1 + Q2 * /QO + /Q2 * Ql * QO) * E_R
[OERAM_OE had to be created because the .OE has only one product term.



















( ------ -- -- ----- --------------------------------------------------------------------- - -- ---- - -- ------- -- -_ .. -- -- -- - -_._-
( COMMON ELECTRONICS SEQUENCER
( -------- -- ----- - ----------- --------- ------- ----- -- -- ----- ------------------------- -- --- ---- - -- ---- --- ---- - - -" --- - _.. --
This pal samples the EVNT lines from the four Analog
and sequences the removal of the time and position data.




( --- ----- ------------------------- - ---------------- -- ----- --------------------------- --- -- -- - --------- ---- - ---- -- -----
{ PIN DEFINITIONS
( --- - -- -- -- ---------------- --- -- -------------------------- ---------------------------- -- ---. - -- -- -- --- -- -- - -- -- -- - -.- --
(INPUTS OUTPUTS
( --- ----- -- ----- -- ---------- --------- ------------------- -------------------------------- -- -- --- -- -- ----- --- ---- -- - - ---
PIN 1 = CLK_32 PIN 21 BS_QO
PIN 2 = CLK_LD PIN 22 BS_Ql
PIN 3 = RQSTA PIN 23 BS_Q2
PIN 4 = RQSTB PIN 20 TMP_STRB
PIN 5 = RQSTC PIN 19 PSP_STRB
PIN 6 = RQSTD PIN 18 GET_TIME
PIN 7 = HOLD_UCD PIN 17 = GET_POS
PIN 8 = EVNTA PIN 16 = !UCD_STRB
PIN 9 = EVNTB PIN 15 = ANSBRST
PIN 10 = EVNTC
PIN 11 = EVNTD
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( ------------------------ -- --------._- ---------------------_._------------------------------------- --------- - -- --_.- --- -- }
(------------------- DECLARATrONS AND INTERMEDIATE VARIABLES ---------------------- }
( ..----- -- -- --------------------------------- --------'--------------------------------------------- ----- -- ..------ -_.----- }
$define SO 'b '000
$define Sl 'b'OOI
$define S2 'b '010
$define S3 'b'Oll
$define S4 'b' 100
$define S5 'b' 101
$define S6 'b'lIO
$define S7 'b'lll
( RQSTA # RQSTB # RQSTC # RQSTD )
CLK_LD & ( EVNTA # EVNTB # EVNTC # EVNTD
# RQSTA # RQSTB # RQSTC # RQSTD)
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( ----------------_._-- ------------- -------------------------------------------------------- ---_.- ------------_.- -- -- -----
( ------------------------------------------- EQUATIONS -------------- ---------------._----- ----------. ------ }
( -----------------_.------------------------------------------------------------------------- ----- -- --_._---- ---_._- ---_ .• -- }
SEQUENCE COUNT (
PRESENT SO
IF START_SEQ NEXT Sl;
IF !START_SEQ NEXT SO;
PRESENT Sl
IF ITS_A_REQUEST NEXT S2
OUT TMP_STRB
OUT GET_TIME;
IF !(ITS_A_REQUEST) NEXT S2,
PRESENT S2
IF ITS_A_REQUEST NEXT S3
OUT GET_TIME;




IF ITS_A_REQUEST NEXT S5
OUT PSP_STRB
OUT GET_POS;
IF !(lTS_A_REQUEST) NEXT S5;
PRESENT S5




IF (ITS_A_REQUEST & HOLD_UCD) NEXT S6
OUT GET_POS
OUT ANSBRST;






























This pal selects the proper analog subsection time and position
latches when processing an event. It also arbitrates between
two competing analog subsections when a double occurs. This is
done by looking at state of a 512 ns clock when the multiple
occurs. If the 512 ns clock is high, then select one block,
else select the other. If more than two blocks are active in
the same time slot, the data is rejected from both.
This pal also determines which block the data is available
from, placing Lhis data into the detector word.
{ - --- --------------------------- -- --- --------- ------- -- ------------------------------- ------ --- ---_ .. __.-._------- -- -_._--
{ PIN DEFINITIONS
{ ---------------------------------------------------- -- ------------------------------------- - -- - ..- -_. -----_ ..• - -- --- ----
(INPUTS OUTPUTS
{---------------------------------------------------- -- -------- ------------------------------ -- ---- -- --- --- ---- .. _. ---
PIN 1 = CLK_512
PIN 2 = QRQSTA PIN 13 EN_BLKA;
PIN 3 = QRQSTB PIN 18 EN_BLKB;
PIN 4 = QRQSTC PIN 17 EN_BLKC;
PIN 5 = QRQSTD PIN 16 EN_BLKD;
PIN 6 = MODE_3 PIN 15 HIT;
PIN 14 = BLK_O;
PIN 19 = BLK_l;
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{ - ----- -- -- - ---- -_ - - - - ,. •••• .0- . .0 .• __ _ __ _ _ _ __ __ __ __ __ }
{---------------- DECLARATrONS AND INTERMEDIATE VA..lli~A.BLES -------------------------}
{ .. .. .- 0._. ... . .. }
ENABLE_MULT = MODE_3;
{ ------------------------ --------- -----------------------------------------------_._-------------- --- ----------- -- - ---- }
{ -------------------------- ------- --------------- EQUA1'10NS ------------------.. -----.. -------- ----------- -- --- }






( QRQSTA * /QRQSTB * IQRQSTC * IQRQSTD )
+ ENABLE_MULT *
( QRQSTA * QRQSTB * IQRQSTC * IQRQSTD * /CLK_512
+ QRQSTA * /QRQSTB * QRQSTC * /QRQSTD * ICLK_512
+ QRQSTA * IQRQSTB * /QRQSTC '" QRQSTD * /CLK_512
( IQRQSTA * QRQSTB * /QRQSTC * IQRQSTD )
+ ENABLE_MULT*
( QRQSTA * QRQSTB * IQRQSTC * /QRQSTD * CLK_512
+/QRQSTA * QRQSTB * QRQSTC * /QRQSTD * /CLK_j 12
+/QRQSTA * QRQSTB * /QRQSTC * QRQSTD * /CLK_512
( /QRQSTA * /QRQSTB * QRQSTC * /QRQSTD )
+ ENABLE_MULT*
( QRQSTA * /QRQSTB * QRQSTC * /QRQSTD * CLK_512
+/QRQSTA * QRQSTB * QRQSTC * /QRQSTD '" CLK_.512
+/QRQSTA * /QRQSTB * QRQSTC * QRQSTD -+: /CLI(_512
( /QRQSTA * /QRQSTB * /QRQSTC * QRQSTD )
+ ENABLE_MULT*
( QRQSTA * /QRQSTB * /QRQSTC * QRQSTD 1; CLK_512
+/QRQSTA * QRQSTB * IQRQSTC * QRQSTD * CLK..512




















{ ------ --------- --------- ---------- ----------------------- - -------------------- ------------- - ---- ----- -- --------------
{ POSITION SWAP PAL
{ - ----- ._- ------- -- -- ----- -- ------------ ----- -------------- ------- ------ --- ------- ---------------- - - --- ---- - -- -- -------
{ This pal takes care of rolling the position data, required
{ for the second ring of buckets on a gantry, When mode5 is
( high, the data is passed straight through the pal, while if






( ---------- ----- -- ------------------- -- ------- -- ----------------------------------------------- -- -- - -_._---- -- _.- -- -----
PIN 1 POSO PIN 19 = posa-
PIN 2 = POS1 PIN 18 = paS1
PIN 3 POS2 PIN 17 POS2-
PIN 4 = BLK 0 PIN 16 = POS3-
PIN S BLK- 1 PIN 15 = POS4-
PIN 6 POSS PIN 14 PLANE2
PIN 7 POS4 PIN 13 = PLANEO
PIN 8 POS3 PIN 12 PLANEl
PIN 9 MODES
{ - -- - -- -- -- --- - --- -- - -- -- -- --- -- -- - -- -- - - - -- -- -- - -- -- -- - -- -- --- ---- -- ----- ----- -- --- -- ---_.~- - - --- -- ---_.- -- - - - - - -- -----
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= poso * MODE5
+ /POSO * /MODES
POSI * MODE5
+ /POS 1 * jMODE5
POS2 * MODES
+ /POS2 * /MODE5
BLK_O * MODE5
+ /BLK_O * /MODE5
BLK_l * MODE5





+ /poS5 * /MODES
POS3 * MODE5
+ /POS3 * /MODE5
POS4 * MODES




















This pal works in concen with the pal (XTDLIV) to create
countable pulses from the logic signals coming from the analog
subsections. This pal also performs the combinatorial logic
for the singles counter. Note that thiS logic along with the
74ACT86 and the 74ACf74 produce only a transition for each
countable event. This is due to the Timer2 requirements of the
80C196. It counts edges (either rising or falling), not pulses.













{ ------ ---- ----- --------------------------------------------------- ----- -- ---- ------------_. --- _.. _- .. _- -- -- --- .._-- -----
{ PIN DEFINITIONS
{ --- ------ ------ ------------ -- -------------------------------------------- -- ---------- -- -- -- --- --_ .. - -_ .. - -- --- -- -------
{ INPUTS OUTPUTS

















PIN 15 = LOW_EN_B
PIN 16 = LOW_EN_C
PIN 17 LOW_EN_D
PIN 18 = SINGLES
( --------------- --------------------- ------- -- ---------------------------------------- ---- ------- ---------- -----------
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+ RQSTB * {LO\V_EN_B
+ RQSTC * /LOW_EN_C
+ RQSTD * ILO'Y\T_EN_D
RQSTA + RQSTB + RQSTC + RQSTD
{ -------- --- ------ -----_._-- -------- -- ---- ---------------_ .. ---------------_ .•---------------------- --- -- -- -- - -- -- --- ---- }
{ -------------------------.. --------------- ------- EQUATIONS ------------------------------ -- --.----- ---------- }
[ ._-- ----- --- -------.- ------- -------- ---- -- --- -- -- ---- ------ --_._- -- --_..__ .._---._-_._------- --- --- --------- _.. -- ------- --. -- j
VALID RQSTA * LOW_EN_A
+ RQSTB * LOW_EN_B
+ RQSTC * LOW_EN_C
+ RQSTD * LOW_EN_D
MODE__O * ALL_EVTS
+ MODE_2 * LOW_EN
+ MODE_l * ALL_PU
















EXTENDED UVE TIME TIME STRETCHER;
BKT CONTROLLER U38;
P22V10 ;
This pal performs both gated counter function for the extended
live time measurement as well as basic combinatorial logic on
the different inputs to produce 'ILOW_EN" and "ALL_EVT" to go
to the counter mux (U23).
1 = CLK_32
2 TIM_MRKA PIN 23 Q1
3 TIM_MRKB PIN 22 Q3
4 TIM_MRKC PIN 21 ALL_PU
5 TIM_MRKD PIN 20 ALL_EYT
6 PILE_UPA PIN 19 Q2
7 PILE_UPB PIN 18 EVNTD
8 PILE_UPC PIN 17 = EVNTC
9 PILE_UPD PIN 16 = EVNTB
PIN 15 EVNTA
PIN 14 = QO
{ - --- ----_..------------------------------------------------------------ -------- .._----------- - -- -- ----- -- -- ----- -- -_ .. _-
{ EXTENDED UVE TIME GATED COUNTER




The gated counter ORs the four TIM_MRK signals together and de-
gales the counter during their active period. The Q3 of the
counter is used to feed the Timer/Counter. Its low and high
time (minimum) will be 256 ns (8 X 32 ns),
PIN DEFINITIONS
{ --- --- -- -----------.-------------------------------------------------------- ---------------- --- -- -- ----- -_. --- .. -- -- ---
{ INPUTS OUTPUTS











{ --- - -- -- --- ---- -- -- - --------- -- ----- -- -- - ---- --- - .. ---- - -- ------ - •• - ••• - - ..... C" •• •• _ " ••
{---------------- DECLARATrONS AND INTERMEDIATE VARIABLES ---...... --- .. -----------.....





































{ - ------------------------------------- --------------------------------------------------- -- ----- ----- -. -- _.. - ---- - ----
{ ----------- ..---------------------------------- EQUATIONS )----------------------- -- -- --- -- -- - -- ---- --- ---- - -- J
( ******************************* GATED COUNTER ****************",***********:+.
SEQUENCE COUNT {
PRESENT SO
IF 1BLOCK_COUNT NEXT Sl;
IF BLOCK_COUNT NEXT SO;
PRESENT Sl
IF !BLOCK_COUNT NEXT S2;
IF BLOCK_COUNT NEXT Sl;
PRESENT S2
IF !BLOCK_COUNT NEXT S3;
IF BLOCK_COUNT NEXT S2;
PRESENT S3
IF !BLOCK_COUNT NEXT S4;
IF BLOCK_COUNT NEXT S3;
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PRESENT S4
IF !BLOCK_COUNT NEXT S5;
IF BLOCK_COUNT NEXT S4;
PRESENT S5
IF !BLOCK_COUNT NEXT S6;
IF BLOCK_COUNT NEXT S5;
PRESENT S6
IF !BLOCK_COUNT NEXT S7;
IF BLOCK_.COUNT NEXT S6;
PRESENT S7
IF !BLOCK_COUNT NEXT S8;
IF BLOCK_COUNT NEXT S7;
PRESENT S8
IF !BLOCK_COUNT NEXT S9;
IF BLOCK_COUNT NEXT S8;
PRESENT S9
IF !BLOCK_COUNT NEXT SID;
IF BLOCK_COUNT NEXT S9;
PRESENT S10
IF !BLOCK_COUNT NEXT SII;
IF BLOCK_COUNT NEXT S10;
PRESENT S11
IF !BLOCK_COUNT NEXT S12;
IF BLOCK._COUNT NEXT SII;
PRESENT S12
IF !BLOCK_COUNT NEXT S13;
IF BLOCK_COUNT NEXT S12;
PRESENT S13
IF !BLOCK_COUNT NEXT S14;
IF BLOCK_COUNT NEXT S13;
PRESENT S14
IF !BLOCK_COUNT NEXT S15;
IF BLOCK_COUNT NEXT S14;
PRESENT S15
IF !BLOCK_COUNT NEXT SO ;
IF BLOCK_COUNT NEXT SIS;
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[************************** ALL_PU and ALL_EVT ***********'l'**********:t***
=
=
PILE_UPA # PILE_UPB # PILE_UPe # PILE_UPD
EVNTA # EVNTB # EVNTC # EVNTD





















( - ----- ------------- ---------- ----- -- -- --- -------------------- --- ----------------------_._- -- ------- --'. -- -- ._- - '-- .- -----
{ BLOCK CONTROLLER DECODER PAL
{ - -- --- -- ------- -- -- ----------------- -------------------------------------_._------- -- ---- --- -_ .. _- -- --- -- - -- -- -- -- ..._- --
{ One of two PALs that perform decoding for the 80c196 processor.
This PAL performs address decoding for the Time and Positioi1
capture latches, the DIPSWITCH buffer, and the MODE latch.









PIN 2 = Pl_6 PIN 19 = /RD_TI1'A
PIN 3 = Pl_5 PIN 18 = /RD_POS
PIN 4 = A15 PIN 17 = /RD_ADDR.
PIN 5 = A14 PIN 16 = /MD_STRB








{ -------------------------------_ •. _--- •._-------. --- - _. ----- _.._-_ •. _-_ .. _-- --------_ •. __ _.. _------_ .._---------------
{---------------- DECLARATIONS AND INTERMEDlA.TE VA.T{LA.BLES .. -------- ..-
{ ---------- ------------------------_.._- ----------_ .. __ ... ------- .....__._--------------.• _- _..-...... --------- .. -- _.. _-- ------ ---
FIELD ADDR = [Al,5 ..Al1~Al,AOJ;
ANSUB 1 = /Pl_7 * /Pl_6 * /Pl_5 * ADDR:[6000..7FFFJ;
ANSUB2 /Pl._7 * /Pl_6 '" Pl __5 * ADDR:[6000..7FFF];
ANSUB3 = /Pl.) * Pl_6 * /PI_5 * ADDR:[6000 ..7FFF];
ANSUB4 = /Pl_7 * Pl_6 * PI._.S * ADDR:[6000..7FFF];
REGISTERS = Pl_7 * /Pl_6 * /Pl_5;
TIMER_CTR REGISTERS * ADDR:[7000..7003];
BOOTSTRAP = ADDR:[2000..3FFF];
TIME_REGISTER = REGISTERS * ADDR:6000;
POS_REGISTER = REGISTERS * ADDR:6001;
ADDRESS_B UFFER = REGISTERS * ADDR:6002;
MODE_LATCH REGISTERS * ADDR:6003;
{ --- - ------ ---------------------------------------------------------_ .._- -------------- ------- --_.- -- ..._.. -- ---- - - - ----




































{ ----- - -- --------- -- ------------------- --- ---- ------------------------------ -- --- ----- -- - - -_. --- -- _.. - ------ --- ---- - ----
{ BLOCK CONTROLLER DECODER PAL
{ ------------------- - ------------------------------------------------------------------- -- ---------------- -_.- ---------
l Second of two PALs that perform decoding for the 80cI96 uC.
{ This PAL performs address decoding for the four blocks,









( ----------------- ---------------------------------------------------------- -- - -- -- --- -- -- --- ---- --- -- ----------- - ----
{ PIN DEFIN1TIONS
( --- - ------ -----------------------------------_..----- ----- -- _._--- ---- ----------------------- - - _. -- - - - - .---- ----- -------
{INPUTS OUTPUTS




















































{ -----_..._-- - ..-_ .. ,._._--------_._---- -- -._- --- .._--- ----- -------------------------------------_...._--- -----------------------
{-----.------...-.------- DECI-,ARATIONS AND INTERMEDIATE VARlA.BLES ------------------


















/pI_7 * /P1_6 * /pI_5 * ADDR:[6000..7FFF]
/pl_7 * /P1_6 * PI_5 * ADDR:[6000..7FFF]
/P1_7 * Pl_6 * /pl_5 * ADDR:[6000..7FFF]
/pl_7 * PI_6 * Pl_5 * ADDR:[6000..7FFF]






{ --- ------- --- ------- -------- ----- ------------ --- ------ ------- ------- -- ------------------- ------- -- - -- ----- .._-. -- --•. _-
{ ---------------------------------------------------- EQUATIONS ------------------------ .. --- -- ---- ----- .---

















ANSUB 1 {Only the rams are fast enough for





















PSEUDO AerIVITY COUNTER CLOCK GENERATOR;
BKT CONTROLLER U6;
P22VI0 ;





This pal divides pulses created by the Timer/Counter (8254) }
and generates discrete pulses for the four Analog Subsections. }
These pulses are used to cause Ll-Ie specific Analog Subsection }
to output Pseudo time and position data from its lookup RAM. }
The Pseudo Activity rate is set by the modulo-n divisor loaded }
into the Timer/Counter. Each pulse from Timer/Counter pulses }
{ the subsequent "CfR_CLK" line out of this pal. }
{ --- - -- ----------_ ..--------------------------- -.. _------ ----------_._---------_._----._----_. -- --- -- -- -- - ---- -------------- }
{ }
{ CLK_256 _-_-_-_-_-_-_-_-_-_-_-_._-__-__-_-_ }
{ }
{ OUTI ------------ ------------ ------------ }
{ }
{ CfR_CKA --------_-.-------------------------------------------------- }
{ }
{ CfR_CKB ------------------------_----------------------------------- }
{ }
( CfR_CKC ----------------------------------------_------------------- )
( )
( CfR_CKD --------------------------------------------------------_--- )
( }
( ------ ------------------------- -- - ------------- - -- -_.-------------- ---- ------------------- ---- --- ----- ---- ------------ )
( PIN DEFINITIONS }
( --- ------- --------- ------------ ------- -- ------------ ----- ------------- --- -- -- -_._-- ------ ----- - -- -- - ------ ------- -- - ---- }
( INPUTS OUTPUTS )
( --------------------------------- --------------------------------------------------- - -- -_.--- ---- -- ----- -------------- }
PIN 1 CLK_256 PIN 23 !QO
PIN 2 IOUTl PIN 22 !Q1
PIN 21 !Q2
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Engineering deparunent, Clif entered the Electrical Engineering graduate program in the Fall of
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spending a great deal of time on a demanding project at CTI. In Fall, 1988, after receiving much
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toward this degree, he finished his coursework and thesis. He is presently involved with
development of the next generation Bucket electronics and scanner at err, Inc.
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